# for future HEP detectors

lnstitutul Politehnic Bucuresti and CERN/LAA project Vasile Buzuloiu

# 1. Introduction.

1.1. The assumption about the data stream.

thought as a minimum. systems under development for other applications handle today; still we must be aware of the<br>fact that the supposed reduction factor of about 5\*10<sup>5</sup> by the first level triggering - from 1<br>Mbyte every 15 ns to 2 kbytes ev give the main characteristics of the input : 200 Mbytes/s which is at the limit of what the bunch crossing - is reduced by the first level triggering to a rate of  $10\mu s$  and to a volume of about 2 kbytes i.e. only so called regions of interest pointed by the first level triggering machine about 2 kbytes i.e. only so called regions of interest pointed by the first level triggering machine<br>are further sent to the second analyzing /deciding machine. These two parameters, combined. In the following analysis it is supposed, as usually speaking about the second level triggering  $[1]$ , that the amount of the data from detector(s) - of the order of 1 Mbyte per

form  $y_{xy}$ , which is used for convolution. when the values are in a reasonably (not very large) range, namely the "look-up table" (LUT)<br>techniques. For the former ones the core is the "dot product" operation: an expression of the in sequences of simpler ones : linear integral transformations and point nonlinear ilosophy, borrowed f phorphy, romaging techniqilies, is to concentrate a feature in a society in a sually these transformations to the mptle data bulk  $\alpha$ distinguish by their features (themselves difficult to choose - to define). The general leads to characterige them as images and what we look for are pattems which we have to 1.2. General remarks on data (signal) processing functional bricks.<br>Our signals are complex ones (the events are very complex), their appearance intuitively

time which accept nuclei up to 15x15. (integer) multipliers or (floating point) coprocessors. In this respect the image processing<br>architectures went further : There are true convolution units (convolvers) for standard TV reale need of fast multiplying has led to supplementing the processor's ALUs with

to modern microprocessors. ther the speed nor the flexibility we need in the second level triggering machine because th level triggering machine. Nevertheless the commercial image processing systems do not have<br>neither the speed nor the flexibility we need in the second level triggering machine because they<br>are intended for standard image p The algorithms tested so far for future detectors data (mostly simulations) mainly enter

1.3. About possible structures of the machine.

erio . P through one processors which accomplishes who change processing job in a longer-than-decisionrate: to allow enough latency. This means either a single stream of data jumping serially file the former by a large factor and, in fact, this is the only way to reach the necessary decision the former by a large factor and, in fact, this is the only way to reach the necessary decision It was recognized the basic distinction between decision rate imposed to the machine (10  $\mu$ s) and latency (the period needed to process the bulk of event data from the input instant to

These two solutions can be implemented in different ways :<br>a) A dedicated architecture (fully custom designed) optimized for a class of algorithms.

b) A commercially available general purpose massively parallel supercomputer.

c) Commercially available pipelined image processing systems.

peculiarities of our task and built around a powerful microprocessor. a) semi-custom designed systems.<br>We shall put the "farm" in the last category for we envisage not simply a farm of<br>workstations (what was called "brute force"); we think to a farm of processors adapted to the

is the most rigid. The second one is very flexible, very expensive, and not fast enough (not yet). The first way can produce the fastest machine for precisely defined problems, though it The third could manage the data stream also as a small farm of such systems working in parallel; still the inherent restrictions in flexibility are the same. In all cases the need for interfacing the second level triggerin

# 1.4. The comparison criteria to be taken into account.

advantage of a given solution with respect to others. estimated developing time, and the cost - prototype and machine - which will decide the complexity of the machine, and flexibility (the ability to be adapted to other algorithmic tasks<br>and invariance to the input data format and output data format). There are also factors like the As pointed out in [2]\_, the technical performances to be considered are : the decision rate

# 2. The Farm.

### 2.1. Why a farm can be the right choice.

diameter if we take into account that the light speed is only 30cm/ns and the bunch crossing<br>rate is 16 ns; but this is a task of the front end electronics). So, the successive "images" are time to the triggering machine, i.e. all the data pertaining to a burdi crossing are in the same<br>stream (this time-ordering could not be trivial in machines 20 m long and a few meters in a One of the main assumptions about the data made so far is that they come ordered in

system and at the same time is enough flexible. to accomplish the job for an event, or only for a region of interest, within a reasonable time.<br>That is possible with a well balanced structure which contains less than a full image processing ever set of data can be and will be processed independently.<br>This fact, implicitely accepted in any approach so far, is essential for the opportuneness<br>to use just a "farm". We have to build the processors so that each has

### 2.2. The block diagram.

machine when biggest blocks would come one after another. make provision of enough computing power (number of processors) as not to overload the d at the mut of the machine and a controller for it, so that always the new data block reaches a free processor. One must only fig. 1 depicts a block diagram of a farm fed through a HIPPI interface. Each block of<br>data, corresponding to an event is fed into (the memory of) a processor. The next block is fed

the working state from all processors. which distributes the successive jobs to the processors, having as its input the information about the machine will work in a macro-asynchronous regime. It is the controller of the commutator The data blocks are not necessarily equal because the regions of interest of successive events can vary in number and size; so, the computing time for different events will differ and

time-order of the decisions. the flow of decisions due to the fact that having various processing times results in changing the decisions and the dialogue with the external world) the task of this last processor is to re-order he machine has an unique output for the external world, a global d  $t_{\rm eff}$  and  $\sigma$  and  $\sigma$  and  $\sigma$  and  $\sigma$  are  $\sigma$  decision from farm members and further process given  $\sigma$ of any processor does not plit any bard problem of communication compared with the input. As Whatever algorithm machine will run, we know that the decision about an event is short i.e. the result of processing the 2 kbytes or more will be contained in a few bytes. So the output

a fast implementation of it. Finally, the processors are to be defined. It is the peculiarity of signal processing algorithms which must be considered. The benchmarking algorithms used so far show once more that the main macro-operation is the dot pro

## 2.3. The input commutator and its controller.

designing phase. As the machine is fully scalable, more processors must be supplied to the farm.<br>The commutator is controlled straightforward by the output of the FIFO (Fig. 2). input data will be lost; that must be acknowledged. But this situation has to be avoided from consuming, or the number of processors is too small, the FIFO\_will become empty and the new finishes a task it sends its number as a new input to the FIFO. It the tasks are too time  $\frac{1}{10}$  is ready for the next task. The next tasks in next tasks in the process in next tasks in natural order. Every 10  $\mu$ s a step forward is made. When a processor Suppose a processor has just finished its current task. The actions to be done by it are: send the decision to the global decision processor and inform the controller of the commutator

for various regions of mterest of the same event. farm processor task). The supplementary computation might be the comparison of the results volume as the outputs are, with a rate of one every 10  $\mu$ s - or at most a few - (depending of the distribution of tasks: one region of interest per processor or one full event per processor). This allumn appear time for 10  $\mu$ s. On the average, its inputs (coming from the processors of the farm) are of the same small number, the results will be stored in the processor memory, naturally ordered. This allows the simplest recovery of the order (Fig. 3). The global decision processor outputs a decision every ecisions. The result of the event data rocessing sent to the global decision processor contains also lf

a special hardware must implement the functions mentioned above. and whose integer arithmetic precision is sufficient for most needs of our signal processing tasks. It must also be a chip for which the developing tools are rather well known. Around the core 2.5. The processors.<br>We envisage the use of modern fast RISC microprocessors or DSPs as the core of the processor. It means a 32 bit engine which executes most instructions in a single machine cycle

### 2.6. On the algorithms and programs which implement them.

they run repeatedly every 10  $\mu$ s. They must be implemented to achieve the fastest run and it is worthwhile to write them in assembler language if the gain in speed is significant. Contrary to the usual situation during the development phase, the algorithms are maintained unchanged for long periods - let be only days - when running in real experiments;

### 3. The processor.

pointwise transformations. The Annex explains the processor structure (Fig. 4 and 5).<br>Let us analyze a rather complex benchmarking algorithm from the point of view of machine cycle. The products - the intermediate results - can also be stored ack in the because the memory has to be accessed in a highly parallel way and a battery of multipliers is<br>needed. Fig.4 shows a rather general structure which allows in the limit one dot product per convolution so, in fact, a very fast convolver must be attached to the general purpose for fast implementation of it. In general this dot product is just a step in computing a The flexibility we demand from the processor imposes a general purpose microprocessor<br>but the fact we have a specific operation - the dot product - means we need a special facility

It results  $5*30+$  input time = 160  $\mu$ s. It means that at least 16 processors are needed in the farm. fully used for input data. This means the total time - input plus processing - necessary for one region of interest of an event is about  $40 \mu s$  in this example. Now suppose all the data pertaining the slowest version of modern RISC microprocessors, 20MHz, is  $600*50 = 30000 = 30 \mu s$ . time estimated of the same order as the total computing time. Approximately 600 cycles result ds about 30 cycles, i.e. 150 cycles are necessary for 5 divisions. W product of 16 terms every machine cycle. An overhead of a few cycles must be added for every group of 16 terms products, let it be 50%. Then the total number of machine cycles amounts to 300. The scalar division needs abou much bigger than 4x4). Then every operation on the 256 pixels field will be done in 16 steps.<br>The total number of equivalent dot products amounts to 198. The machine must compute a dot 16 multipliers constitute the convolver (as we mentioned, there are TV real-time convolvers parallelism for the comparison and multiplication is the same as for the dot product. So the number of equivalent dot products rises to 13. Let consider the hypothesis that a battery of only to read and store the log we need once more the time to input the data. Suppose the degree of a set of 3 operations over the entire field (vector operations) : a comparison, a multiplication, and a nonlinear function (logarithm). The fastest way for the last operation is a LUT technique; and the program in [3], Annex). There are 8 sums (trivial dot products) and 2 non-trivial dot

We merely have done a coarse estimation of the needed number of processors. An extended analysis to other algorithms will be done to prove that, indeed, for the second level

triggering demands, a farm of 20-30 such processors will be always sufficient. Nevertheless the scalabililty of the machine insures the possibility to add more processors if necessary. We believe that with nowaday faster chips the number of processors could be even less than 10.

# 4. Conclusions.

One may sum up the reasons for the farm solution : The general purpose supercomputers cannot be used as a second level triggering machine because they do not have<br>enough speed and the prices are extremely high. The massively parallel machines developed in<br>the last decade show a firm evolution solution; in our case the unit for processing is the processing of one region of interest, and<br>actually there is little correlation between two successive units. Optimizing the processing at the<br>level of a region of intere the identified computing needs, appears far more efficient than simply multiplying the<br>microprocessors constituting the "processor" (on the farm). Also developing the software for<br>super-processors containing microprocessor for the machine with two coprocessors.

### Annex.

The architecture shown in the system block diagram of the processor suppose a multiple parallelism at the level of the processor blocks, namely :

- a) A DMA-type LUT operation : memory LUT memory;<br>b) A multiple product/dot product operation;
- 
- 

c) A floating point operation;<br>d) Any other internal IU operation.

The parallelism can be achieved with modern circuits. Some key features in this respect are: a) the possibility of concurrent operation of master unit, coprocessor and floating point unit; b) the existence of dual port memory chips; c) the existence of fast 16\*16 programable<br>multipliers and fast large memories (64K). As an example (only), the multipliers, fast access large<br>memories, dual port memories, and S taken.

The LUT is simply a 64K memory (e.g. two chips of  $64K*8$ ) and the MACs are also The LUT is simply a 64K memory (e.g. two chips of 64K\*8) and the MACs are also<br>standard high speed chips. As for microprocessor we shall quote from DataBook [4]: "The<br>CY7C601 integer unit supports a tightly coupled floatin

characteristics.

# **References**

1. R.K. Bock et all. *Draft 3 RD-11 Status Report : Embedded Architectures for Second-level*<br>Triggering (EAST) EAST note 92-05, 21 Feb. 1992.<br>2. R.K.Bock et all. *R&D Proposal Embedded Architectures for Second-level Trigge* 

4. DATACUBE MaxVideo User's Manual.<br>5. CYPRESS SEMICONDUCTOR BIMOS/CMOS Databook.

6. CYPRESS SEMICONDUCTOR SPARC RISC User's guide.

258



Fig. 1







storing the decision message data block number becomes the memory address for

Fig. 3







Fig. S Connecting MACs in the system

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3} \frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2\left(\frac{1}{\sqrt{2}}\right)^2.$ 

 $\label{eq:2.1} \frac{1}{\sqrt{2}}\int_{\mathbb{R}^3}\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2\frac{1}{\sqrt{2}}\left(\frac{1}{\sqrt{2}}\right)^2.$