

# Test-beam results of a SOI pixel detector prototype

R. Bugiel<sup>1)\*</sup>, S. Bugiel<sup>\*</sup>, D. Dannheim<sup>†</sup>, A. Fiergolski<sup>†</sup>, D. Hynds<sup>†</sup>, M. Idzik<sup>\*</sup>, P. Kapusta<sup>‡</sup>,
W. Kucewicz<sup>§</sup>, R.M. Munker<sup>2)†</sup>, A. Nürnberg<sup>3)†</sup>

\* WFiIS AGH-UST, Poland, <sup>†</sup> CERN, Switzerland, <sup>‡</sup> IFJ, Poland, <sup>§</sup> WE AGH-UST, Poland

# Abstract

This paper presents the test-beam results of a monolithic pixel-detector prototype fabricated in 200 nm Silicon-On-Insulator (SOI) CMOS technology. The SOI detector was tested at the CERN SPS H6 beam line. The detector is fabricated on a 500  $\mu$ m thick high-resistivity float-zone n-type (FZ-n) wafer. The pixel size is 30  $\mu$ m  $\times$  30  $\mu$ m and its readout uses a source-follower configuration. The test-beam data are analysed in order to compute the spatial resolution and detector efficiency. The analysis chain includes pedestal and noise calculation, cluster reconstruction, as well as alignment and  $\eta$ -correction for non-linear charge sharing. The results show a spatial resolution of about 4.3  $\mu$ m.

This work was carried out in the framework of the CLICdp Collaboration

C 2018 CERN for the benefit of the CLICdp Collaboration.

Reproduction of this article or parts of it is allowed as specified in the CC-BY-4.0 license.

<sup>&</sup>lt;sup>2</sup>Also University of Bonn, Bonn, Germany.

<sup>&</sup>lt;sup>3</sup>Present address: Institut für Experimentelle Teilchenphysik, Karlsruhe Institute of Technology, 76131 Karlsruhe, German.

<sup>&</sup>lt;sup>1</sup>roma.dasgupta@cern.ch

# Test-beam results of a SOI pixel-detector prototype

Roma Bugiel<sup>a,\*</sup>, Szymon Bugiel<sup>a</sup>, Dominik Dannheim<sup>b</sup>, Adrian Fiergolski<sup>b</sup>, Daniel Hynds<sup>b</sup>, Marek Idzik<sup>a</sup>, Piotr Kapusta<sup>d</sup>, Wojciech Kucewicz<sup>c</sup>, Ruth Magdalena Munker<sup>b,3</sup>, Andreas Nürnberg<sup>b,2</sup>

<sup>a</sup>Faculty of Physics and Applied Computer Science, AGH University of Science and Technology, Al. Mickiewicza 30, Krakow, Poland

<sup>b</sup>European Organization for Nuclear Research (CERN), CH-1211 Geneva 23, Switzerland <sup>c</sup>Faculty of Computer Science, Electronics and Telecommunications, AGH University of Science and Technology, Al. Mickiewicza 30, Krakow, Poland

<sup>d</sup> The Henryk Niewodniczanski Institute of Nuclear Physics, Polish Academy of Sciences, Krakow, Poland

# Abstract

This paper presents the test-beam results of a monolithic pixel-detector prototype fabricated in 200 nm Silicon-On-Insulator (SOI) CMOS technology. The SOI detector was tested at the CERN SPS H6 beam line. The detector is fabricated on a 500 µm thick high-resistivity float-zone n-type (FZ-n) wafer. The pixel size is  $30 \,\mu\text{m} \times 30 \,\mu\text{m}$  and its readout uses a source-follower configuration. The test-beam data are analysed in order to compute the spatial resolution and detector efficiency. The analysis chain includes pedestal and noise calculation, cluster reconstruction, as well as alignment and  $\eta$ -correction for non-linear charge sharing. The results show a spatial resolution of about 4.3 µm.

*Keywords:* SOI CMOS, monolithic detector, sensors, test-beam, spatial resolution

### 1. Introduction

A high-precision position measurement is required for vertex and tracking detectors at future linear colliders with an accuracy of about  $3\,\mu\text{m}$  for the vertex detector and  $7\,\mu\text{m}$  for the tracking detector. To limit multiple scattering, such measurements have to be done using very low detector material thickness corresponding to about 0.1% to 0.2% of a radiation length per single detector layer in the innermost region. Monolithic silicon detectors fit very well to these requirements, because of their potential for fine segmentation (down to a

<sup>1</sup>This work was carried out in the framework of the CLICdp collaboration.

Preprint submitted to Elsevier

<sup>\*</sup>Corresponding author

Email address: roma.dasgupta@cern.ch (Roma Bugiel)

 $<sup>^2\</sup>mathrm{Present}$ address: Institut für Experimentelle Teilchenphysik, Karlsruhe Institute of Technology, 76131 Karlsruhe, German.

<sup>&</sup>lt;sup>3</sup>Also University of Bonn, Bonn, Germany.



Figure 1: Scheme of an SOI CMOS structure working as a particle detector.

few  $\mu$ m) and possibility to thickness reduction (down to 50  $\mu$ m). In comparison to most hybrid pixel detector, there is no need for mechanical bump-bonding of sensor and readout electronics, such that smaller pixels and less complex detector systems can be produced.

The Silicon-On-Insulator (SOI) CMOS implements a SiO<sub>2</sub> insulator (BOX - burried oxide) between a thick high-resistivity substrate and a thin low-resistivity epitaxial silicon layer. Such a structure provides the possibility to fabricate a monolithic pixel-detector with a sensor matrix on the substrate and readout electronics above the BOX in an epitaxial layer. The separated sensor layer has the particular advantage that it can be fully depleted. The SOI CMOS process allows also to implement a full set of standard CMOS circuitry. The scheme of an SOI structure working as a particle detector is shown in Fig. 1.

The SOI CMOS, implemented in a very thin silicon layer, is highly resistant to Single Event Effects (SEE) and latch-ups, which is a big advantage in comparison to standard CMOS processes for applications in radiation environments.

The recent results of pixel detectors implemented in 200 nm Lapis SOI technology [1] shows that this particular process seems to be a very good candidate for detectors on future linear colliders, since the benefits provided by the SOI technology allows to fulfill demanding requirements of space and time resolution. In comparison to currently most popular hybrid pixel detectors, the SOI allows to lower significantly material-budget, which is desired for almost all future particle physics detectors. In overall, this is the common advantage of all monolithic pixel solutions, but by using this particular technology there is no signal degradation, related to the CMOS process applied directly on the sensing wafer or nor to difficulties in full-depletion of the sensor. Therefore, the strong suit of the proposed project is the used technology and the presented prototype is treated as a first test version for future solutions dedicated for CLIC vertex/tracking detectors.



Figure 2: Simplifed scheme of the pixel front-end electronics. The *vdd* and *vss* are power supply voltages and *rst*, *rstn* and *read* are digital signals for controlling the reset phase and reading of the pixel.

In this paper, the test-beam results and laser measurements of an SOI pixeldetector prototype fabricated in Lapis 0.2 µm SOI CMOS technology are presented. The Section 2 gives a brief description of the detector design, including matrix layout and pixel architecture. The next section presents experimental setup as well as the data acquisition (DAQ) system used during the beam tests. The analysis chain and basic detector performance are described in the Section 4. The next part presents the spatial resolution and the detector efficiency calculations. The final section summarizes the results.

# 2. Sensor design

#### 2.1. Matrix layout

The sensor matrix follows the design of a previously described chip [2]. The whole matrix contains  $8 \times 36$  integrating-type pixels with pixel size of  $30 \,\mu\text{m} \times 30 \,\mu\text{m}$  each. The pixel readout is based on a source-follower configuration. The matrix is further divided into eleven smaller submatrices ( $4 \times 6$  or  $8 \times 6$  pixels) with the same pixel architecture but slightly different sensor layouts and transistor sizes. Splitting the matrix into submatrices was performed in order to identify optimal pixel-circuit parameters in terms of noise and floating body effects. In this work the detailed submatrices description is skipped, because the test-beam data analysis is not performed for each submatrix separately. The reason for this is that the collected data sets were not large enough to perform independent analysis for single submatrix. However, the matrix splitting issue is mentioned to explain the patterns occurring on the noise and gain maps presented in the Sec. 4.2.



Figure 3: The photograph of the ASIC (Application-specific integrated circuit) with a tested SOI prototype detector (a) and the test-beam setup (b). On the photograph the interior of telescope box is shown with seven reference detector planes and the tested detector prototype.

#### 2.2. Pixel front-end

Each pixel comprises the front-end electronics shown in Fig. 2. The input signal charge integrated on the input capacitance results in a voltage rise on the gate of the Source Follower N6, loaded with a sample-and-hold (SH) circuit built of the capacitors C0 and C2 and the charge compensated NMOS gates N2 and N5. The voltage samples are taken at the beginning and at the end of the integration period and then the difference of this two voltages comprises output signal of the pixel. Such processing may be considered as a Correlated Double Sampling (CDS) filtering with a very long time constant. During the readout phase, C0 and C2 are connected to the differential column amplifier through the gates N3 and N4. Each integration period is followed by a short reset phase, during which the collected charge is removed via the charge compensated N10 gate. The P9 PMOS protects the input gate of N6 against negative voltage levels. The Burried P-Well (BPW) layer implanted around the central pixel contact protects the electronics against the back-gate effect [3] and results with the pixel capacitance of about 15 fF. Thus, the Minimum Ionizing Particle (MIP) signal has a amplitude of a few hundred mV.

#### 2.3. Readout scheme

The  $8 \times 36$  matrix operates continuously in a rolling-shutter mode sending out serially, row by row, analogue signals stored in the pixel memory, to an external 12-bit sampling analogue-to-digital converter (ADC). The charge integration time is determined by the clock frequency. Reset signal and clock are the only signals controlling the sensor operation.

In each row, the start of the integration period  $T_{\rm int} \sim 120 \,\mu s$  is shifted with respect to the previous row by the time:  $T_{\rm int}/N_{\rm rows}$ . Thus, a pixel cluster



Figure 4: The gain (a) and the pixel Equivalent Noise Charge (b). The visible patterns have an origin in slightly different pixel types (the same architecture but various transistor sizes and pixel layouts).

resulting from a particle hit can be divided among two consecutive frames. Since the position of the hit is derived from charge sharing between the pixels, the clusters affected by row resetting might introduce in the worst case two hits (instead of one) both with distorted space position. In the analysed data sets there are about 1% of events that recorded a hit frame by frame. Because this sample could contain reset-affected clusters, the events reconstructed in two consecutive frames are discarded.

Another rolling-shutter feature is related to the periodic pixel resets. The integration cycles in each row (and in the whole matrix) last for 792 cycles of the 5.68 MHz clock. Out of these, six cycles are used for the reset and CDS sampling. The relevant probability that the hit arrived during this period is about 0.76%. The average observed cluster size in y (perpendicular to the resetting direction) is about 2.5 pixel, so the fraction of affected clusters is around 2%. Removal of such events is not possible.

#### 3. Experimental setup and DAQ

The SOI detector depicted in Fig. 3(a) was tested in summer 2016 in the SPS H6 beam line at CERN. A high-resolution telescope based on Timepix3 pixel sensors [4] provided a reference measurement during the beam tests [5]. The expected tracking resolution of the telescope at the Device Under Test (DUT)



Figure 5: Energy distribution of pixels within a cluster for two different back bias voltages. The pixels on the x-axis are numbered from the highest to the lowest carried signal. On the y-axis the average fraction of the carried cluster energy is shown.

position was about  $2 \mu m$ . A pion beam with an energy of 120 GeV was used. The DUT in the telescope box is shown in Fig. 3(b).

The detector was placed on a mezzanine board that was assembled on a dedicated readout board containing a 12-bit external ADC. This system was connected to a Genesys Virtex-5 FPGA (Field-Programmable Gate Array) Board via two 68-bit wide VHDCI (Very-High-Density Cable Interconnect) cables. The FPGA read and buffered data frames, and sent them via Ethernet to a computer.

#### 4. Basic detector performance

#### 4.1. Analysis chain

The reference tracks from the telescope have been reconstructed in EU Telescope framework while the actual analysis has been implemented in standalone software developed for the SOI detector prototype. In order to build an event, hits from the SOI detector need to be associated with tracks from the telescope. For this reason the SOI detector and the telescope used the same time stamping clock and the signal resetting time counters.

The analysis flow performed for the hit reconstruction from the SOI detector is as follows. In a first step the pedestal and noise for each pixel are calculated. Then, the cluster is reconstructed if the SOI detector recorded a signal from the particle. After that the basic device performance is studied, analysing beam particle energy spectra, signal-to-noise ratio (SNR) and full depletion depth. The last step in the analysis chain concerns hit position calculation as well as the spatial resolution and efficiency estimation.

#### 4.2. Pixel Gain and Noise

As it was mentioned before, the source-followers matrix is built of different submatrices. The pixels differ with transistor sizes and layouts. This may cause a distortion of the hit position, when the cluster is at the border between the submatrices. To alleviate this issue, a gain correction for each submatrix is



Figure 6: Total, x and y cluster size versus back bias voltage.



Figure 7: Histogram of cluster size in x (a) and y (b) at 90 V back bias voltage. The mean cluster size is 2.9 and 2.5 pixels in y.

applied. The gain calibration is done by measuring the response of each pixel to the 6 keV  $K_{\alpha}$  peak of a Fe<sup>55</sup> radioactive source. In Fig. 4(a) the gain factors for the whole matrix are shown. The gain correction is applied to each pixel.

The Equivalent Noise Charge (ENC) distribution of the pixel matrix is presented in the Fig. 4(b). At full depletion the ENC varies from  $120 e^-$  to  $320 e^$ per pixel, depending on the submatrix architecture. Commonly reported ENC levels of SOI detectors are in a range of  $30 e^-$  to  $100 e^-$  [6, 7, 8], while the lowest values are obtained at low temperatures. The comparably high noise level measured in the beam tests can be attributed to two principal causes: the small size of the sensor and temperature effects. Since the sensor matrix is small, a large fraction of pixels is situated in the vicinity of the matrix border, where negative effects related to a discontinuity of the sensing diode layer are observed. Also, a common mode filtering could not be applied as efficiently as in large matrices. Concerning the second point of high noise sources, it is well known, that SOI analogue circuits suffer from self-heating effects. The tested chip operated



Figure 8: Spectrum of energies deposited by 120 GV beam particles; 90 V back bias voltage.

continuously at room temperature and no provisions for cooling existed.

#### 4.3. Cluster reconstruction

To identify hits in the detector, cluster reconstruction is performed at the beginning of the analysis chain. The Two Seed Method (TSM) is used for this purpose. In a first step the seed pixel is determined. The signal  $s_i$  of the *i*-th pixel is extracted as  $s_i = r_i - p_i$ , where  $r_i$  is the raw signal from the detector and  $p_i$  is its pedestal value. The threshold  $th_{\text{seed}}$  is defined with respect to the multiplicity of pixel noise  $\sigma_i$ . The pixel is taken as a seed when  $s_i > th_{\text{seed}}$ .

After finding a seed pixel the algorithm searches for neighbour pixels exceeding the second threshold where  $th_{\text{seed}} \geq th_{\text{neighbour}}$ . If a new neighbour pixel satisfying this condition is found, the algorithm repeats the search around it. The algorithm is completed, when no more pixels can be added. All found pixels build a cluster. If any of the pixels touches the border of the considered  $8 \times 36$ matrix, the cluster is rejected in order to exclude events in which a fraction of a total cluster charge leaks outside the active area.

As can be seen in Fig. 5, almost half of the cluster energy is stored in the pixel with the highest signal. Taking also into account that the SNR is around 100 (described in Sec. 4.4),  $th_{\text{seed}} = 30 \sigma_{\text{i}}$  is chosen for default condition during clusterization. Changing the  $th_{\text{seed}}$  in a wide range does not affect the detector spatial resolution. The second threshold is set to  $th_{\text{neighbour}} = 4 \sigma_{\text{i}}$ . It is also verified that the results are not sensitive to small  $th_{\text{neighbour}}$  changes ( $th_{\text{neighbour}}$  equal  $2 \sigma_{\text{i}}$ ,  $3 \sigma_{\text{i}}$  and  $4 \sigma_{\text{i}}$  were tested).

In Fig. 6 the dependence of the mean cluster size in x, y, and the total cluster size as a function of the sensor back bias voltage is shown. The total cluster corresponds to number of all pixels building the cluster. The maximum cluster size is reached for a voltage of about 65 V, suggesting that full depletion is achieved around this value (discussed further in Sec. 4.5). Beyond this voltage, the total cluster size drops slightly, because the electric field is increasing and the charge diffusion is reduced.



Figure 9: Signal to noise ratio as function of back bias voltage. The red curve shows the average SNR for the whole matrix while the blue area shows the range of variations for different submatrices.

Fig. 7 shows a histogram of the cluster size in x and in y at 90 V back bias voltage. The mean value is 2.9 pixels for x and 2.5 pixels for y. A higher mean cluster size in x is observed at all back bias voltages, as shown in Fig. 6. This may be connected to boundary effects (small and not square pixel matrix), to the asymmetries in matrix layout in the x and y direction, or due to remaining misalignment of the DUT with respect to the telescope.

# 4.4. Signal to noise ratio

The signal-to-noise ratio is estimated taking as a signal the most probable value (MPV) of the Landau fit to the energy spectra of beam particles, for a given back bias voltage. The energy spectra are obtained from all pixels in the matrix and the example energy distribution taken for 90 V back bias voltage is shown in Fig. 8. To estimate the SNR, the MPV is divided by the mean RMS of the pixel noise calculated over the whole matrix. The SNR as function of sensor bias voltage is presented in Fig. 9. Above 30 V the mean SNR exceeds 100. For a given sensor bias, large SNR variations are seen due to different noise performance of some submatrices.

#### 4.5. Depletion depth

Knowing the energy spectrum of minimum ionizing particles for different back bias voltages one can find the depletion voltage of the detector. The substrate thickness for FZ(n) wafer is 500 µm. The MPV of a Landau fit as a function of the square root of the back bias voltage from the test-beam data is presented in Fig. 10 (black curve). For a planar sensor one expects a linear dependence until full depletion and a flat saturation after the full depletion is achieved. From the obtained results it may be concluded that the full depletion in the tested SOI prototype is achieved at around 70 V of back bias voltage  $(\sqrt{70 \text{ V}} = 8.3 \sqrt{\text{V}})$ .

In addition to test-beam results, measurements of the SOI detector signal as a function of the square root of back bias voltage, obtained in the laboratory with 1060 nm and 660 nm lasers, are also presented in Fig. 10. The signal dependence on the sensor bias voltage for the 1060 nm laser, penetrating the



Figure 10: The measurements of depletion depth using laser data and the test-beam data.

whole sensor, and for the MIP should be similar, allowing to cross-check the results from the laboratory measurement and with the test-beam data. Both curves (black and red) in Fig. 10 saturate at around 70 V confirming that the full depletion is achieved at this bias voltage. For the 660 nm laser, a shallow deposition (with a penetration depth of  $10 \,\mu$ m) is expected. Therefore, for front side illumination the signal saturates already at very low back bias voltage while for back side illumination the signal starts to grow rapidly and saturates only when the sensor is almost fully depleted.

Knowing the full depletion voltage allows to calculate the resistivity of the sensor wafer  $(\rho_d)$ :

$$\rho_d = \frac{d^2}{2\epsilon\mu V_d},\tag{1}$$

where d is the sensor thickness,  $\mu$  - the majority carrier mobility,  $\epsilon$  - the electric constant for silicon, and  $V_d$  - the full depletion voltage. The calculated resistivity of the float-zone n-type wafer used in the prototype SOI detector is around  $(12 \pm 1) \,\mathrm{k\Omega} \,\mathrm{cm}$ . The foundry did not specify the exact resistivity, but it declared that it is above  $2 \,\mathrm{k\Omega} \,\mathrm{cm}$ .

#### 5. Measurement results: spatial resolution and efficiency

#### 5.1. Alignment

As a alignment of the DUT with the telescope the x and y offset correction and a single rotation were done. The offset correction transfers the origin of the DUT coordinate system into telescope coordinate system. The rotation is made in the plane perpendicular to the beam direction and is obtained by optimizing (minimizing) residuals as a function of rotation angle. Such a procedure is repeated for each data sets separately.



Figure 11: In-pixel hit position distribution before (blue) and after (red) correction for x (a) and y (b) direction. The green curve shows the normalized cumulative function of the COG in-pixel hit distribution.

#### 5.2. Position reconstruction using COG method

After the cluster reconstruction and the alignment the DUT hit position is calculated using the Centre of Gravity (COG) method. For the x direction it is expressed as:

$$x_{\text{COG}} = \frac{\sum_{i=0}^{N} (A_i \cdot x_i \cdot P) + \frac{P}{2}}{\sum_{i=0}^{N} A_i},$$
(2)

where *i* is the pixel ordinal number, N - the number of pixels in cluster,  $A_i$  - the signal of  $i_{th}$  pixel,  $x_i$  - the position of  $i_{th}$  pixel, P - the pixel pitch. An important assumption in this method is that the charge collected by neighbouring pixels depends linearly on the distance to these pixels (smaller distance resulting in higher charge).

# 5.3. Eta correction

As the assumption of linear charge sharing between pixels is not realistic, COG-reconstructed hit position is not distributed uniformly along the pixel pitch. The measured in-pixel SOI hit distribution in the x and y coordinates obtained with the COG method is shown in Fig. 11 (in blue curve). To alleviate this issue, a so-called  $\eta$ -correction is commonly applied [9]. In the most basic approach the  $\eta$ -correction is done for two-pixel clusters. For the analysed data, the cluster size distribution is as shown in Fig. 7, so not only two-pixels cluster are reconstructed. Nevertheless, as the beam profile was much larger than the pixel pitch, the hit position distribution within the pixel pitch should be uniform. The  $\eta$ -correction procedure proposed in this analysis leads to uniforming the in-pixel hit position and is done as follows.



Figure 12: The residuum calculated as difference between track position and reconstructed DUT hit position in x (a) and in y (b) at 90 V back bias voltage. The  $\sigma$  of a Gaussian fit (red curve) for these distributions are  $(4.83 \pm 0.12) \,\mu\text{m}$  for x and  $(4.92 \pm 0.13) \,\mu\text{m}$  for y.

In a first step the integration of the COG in-pixel hit distribution is performed. The result of this procedure is the cumulative function normalized to the pixel pitch which is shown in Fig. 11 (green curve). The next step is to restore from this relation a corrected hit position (vertical axis) for a particular COG position (horizontal axis).

After the  $\eta$ -correction a more uniform in-pixel hit distribution is obtained, as also shown in Fig. 11 (red). The comparison between spatial resolution obtained with hit positions calculated with COG and after  $\eta$ -correction is presented in the next section.

#### 5.4. Spatial resolution

The position of the hit reconstructed in the SOI sensor is compared with the one obtained from the telescope. The residuum is calculated separately for x and y coordinate as the difference between the reconstructed particle position by the DUT and the reference track intersection. An example distribution of the residuals in x and y direction, after  $\eta$ -correction, is shown in Fig. 12. The spatial resolution is calculated as the sigma of a Gaussian fit to the residuals histogram. The fit is applied to the whole distribution.

The comparison of the spatial resolution in x and y direction as a function of the sensor bias voltage obtained before and after  $\eta$ -correction, is shown in Fig. 13. The theoretical depletion depth, calculated using Eq. 1, is also presented. The results obtained with and without the  $\eta$ -correction depend slightly on the sensor bias voltage. Using the  $\eta$ -correction gives either very similar or slightly better results (at high back bias voltages) than the COG position reconstruction method.

Fig. 13 shows that at full depletion the spatial resolution saturates around  $5\,\mu$ m. Taking into account the beam telescope resolution (around  $2\,\mu$ m at DUT



Figure 13: The resolution in x (a) and y (b) before and after  $\eta$ -correction. In green the theoretical relation for depletion depth in function of back bias voltage is shown.

point) one can estimate the SOI prototype resolution to about  $(4.3 \pm 0.1) \,\mu\text{m}$ . For a depletion thickness of about 100 µm (corresponding to about 5 V back bias voltage) that is compatible with the CLIC vertex and tracking detector requirements, the spatial resolution is measured to be approximately 6 µm-7 µm, or 5.5 µm-6.5 µm when subtracting the telescope resolution.

#### 5.5. Detector efficiency

In the last analysis the efficiency of the prototype SOI detector is calculated. The detection efficiency is of primary interest by itself but it is also important to make sure that the sample of events used in the previous analyses is not biased.

It should be stressed that considerations presented in this section regard combined efficiency of the detector and the DAQ system. Unfortunately, there were some problems detected in the DAQ. They were mainly connected with an overflow of the memory, because DAQ was too slow to process incoming events. Also, pickup noise originating in the unshielded VHDCI connectors occasionally led to corrupted events. To limit this effects, parts of the data set with frequent acquisition problems were discarded, but this issue still affects efficiency.

The 2D efficiency histogram shown in Fig. 14 is created as a ratio of two particle hit maps. The first hit map contains particle positions from the telescope,



Figure 14: The efficiency map for full SOI prototype martix at 90 V. In green the theoretical relation for depletion depth in function of back bias voltage is shown.

for which a time-correlated SOI hit is reconstructed within  $30 \,\mu\text{m}$  distance. The second hit map contains positions of all particles registered in the telescope. The efficiency map is the ratio between them. To estimate the average efficiency, the average of inner entries from Fig. 14 is taken. The bins at the border are rejected (corresponding to pixel pitch of  $30 \,\mu\text{m}$ ) to eliminate boundary effects. Fig. 15 shows the average efficiency versus back bias voltage. The observed efficiency of the SOI detector prototype is 87% when fully depleted. The not perfect efficiency is probably caused by the rolling-shutter readout and DAQ system issues discussed before.

#### 6. Conclusions

This work presents the SOI prototype pixel-detector performance characterized with a laser test setup and in the CERN SPS test-beam. The detector was fabricated on a 500 µm thick high-resistivity float-zone n-type wafer which resistivity is estimated on about  $(12 \pm 1) \text{ k}\Omega$  cm. The pixel size is  $30 \text{ µm} \times 30 \text{ µm}$ and it is based on source-followers architecture.

A spatial resolution of about  $(4.2 \pm 0.1) \,\mu\text{m}$  is measured for the fully depleted sensor. Since the detector was not well adapted for the spatial resolution measurement, mainly because of the large influence of border effects, these results should be treated rather as a first conservative estimation for possibilities of future prototypes. The combined efficiency of tested detector and its readout system is found to be around 87 %.



Figure 15: An average efficiency versus back bias voltage.

#### Acknowledgment

This work was supported by the Polish National Science Centre (NCN), grant reference number: DEC-2012/07/B/ST2/03752. It was also partially supported by the European Union Horizon 2020 Marie Sklodowska-Curie Research and Innovation Staff Exchange programme under Grant Agreement no.645479 (E-JADE) and by the the European Union Horizon 2020 Research and Innovation programme under Grant Agreement no.654168 (AIDA-2020). The authors would also like to thank Fernando Duarte Ramos for help in the mechanical integration of the test-beam setup.

#### References

- M. Yamada, S. Ono, T. Tsuboyama, Y. Arai, J. Haba, Y. Ikegami, I. Kurachi, M. Togawa, T. Mori, W. Aoyagi Development of monolithic pixel detector with SOI technology for the ILC vertex detector, JINST, (2018) 13 C01037.
- [2] M.I. Ahmed, Y. Arai, S. Glab, et al., Characterization of high resolution CMOS monolithic active pixel-detector in SOI technology, JINST, (2015) 10 P05010.
- [3] Y. Arai, T. Miyoshi, Y. Unno, et al., Development of SOI pixel process technology, Nuclear Inst. and Methods in Physics Research A, 636 (2011),
- [4] T. Poikela,c, J. Plosila, et al., Timepix3: a 65K channel hybrid pixel readout chip with simultaneous ToA/ToT and sparse readout, Journal of Instrumentation, 9 (2014) C05013.
- [5] N. Alipour Tehrani, Test-beam measurements and simulation studies of thin pixel sensors for the CLIC vertex detector, Diss. ETH No. 24216, Zurich, 2017.
- [6] A. Takeda et al., Improvement of spectroscopic performance using a chargesensitive amplifier circuit for an X-ray astronomical SOI pixel-detector, Journal of Instrumentation, (2015) 10 C06005.

- [7] MI. Ahmed, Y. Arai, M. Idzik, P. Kapusta, T. Miyoshi, M. Turala, Measurement results of DIPIX pixel sensor developed in SOI technology, Nuclear Inst. and Methods in Physics Research A 718 (2013).
- [8] Y. Arai, Sz. Bugiel, R. Dasgupta, M. Idzik, P. Kapusta, W. Kucewicz, T. Miyoshi, M. Turala, *Performance of the INTPIX6 SOI pixel detector, Journal of Instrumentation* 12 (2017) C01028.
- [9] E. Belau et al., Charge collection in silicon strip detectors., Nuclear Inst. and Methods, 214 (1983) 253.