|
Author(s)
|
Sotiropoulou, C L (Pisa U.) ; Maznas, I (Aristotle U., Thessaloniki) ; Citraro, S (Pisa U.) ; Annovi, A (INFN, Pisa) ; Ancu, L S (Geneva U.) ; Beccherle, R (INFN, Pisa) ; Bertolucci, F (Pisa U.) ; Biesuz, N (Pisa U.) ; Calabrò, D (INFN, Pavia) ; Crescioli, F (Paris U., VI-VII) ; Dimas, D (Aristotle U., Thessaloniki) ; Dell'Orso, M (Pisa U.) ; Donati, S (Pisa U.) ; Gentsos, C (Aristotle U., Thessaloniki) ; Giannetti, P (INFN, Pisa) ; Gkaitatzis, S (Aristotle U., Thessaloniki) ; Gramling, J (Geneva U.) ; Greco, V (CERN) ; Kalaitzidis, P (Aristotle U., Thessaloniki) ; Kordas, K (Aristotle U., Thessaloniki) ; Kimura, N (Aristotle U., Thessaloniki) ; Kubota, T (Melbourne U.) ; Iovene, A (CAEN, Viareggio) ; Lanza, A (INFN, Pavia) ; Luciano, P (INFN, Pisa) ; Magnin, B (CERN) ; Mermikli, K (Aristotle U., Thessaloniki) ; Nasimi, H (Pisa U.) ; Negri, A (INFN, Pavia) ; Nikolaidis, S (Aristotle U., Thessaloniki) ; Piendibene, M (Pisa U.) ; Sakellariou, A (Aristotle U., Thessaloniki) ; Sampsonidis, D (Aristotle U., Thessaloniki) ; Volpi, G (INFN, Pisa) |
|
Abstract
| The associative memory (AM) system of fast tracker (FTK) processor has been designed for the tracking trigger upgrade to the ATLAS detector at the Conseil Europeen Pour La Recherche Nucleaire large hadron collider. The system performs pattern matching (PM) using the detector hits of particles in the ATLAS silicon tracker. The AM system is the main processing element of FTK and is mainly based on the use of application-specified integrated circuits (ASICs) (AM chips) designed to execute PM with a high degree of parallelism. It finds track candidates at low resolution which become seeds for a full resolution track fitting. The AM system implementation is based on a collection of large 9U Versa Module Europa (VME) boards, named “serial link processors” (AMBSLPs). On these boards, a huge traffic of data is implemented on a network of 900 2-Gb/s serial links. The complete AM-based processor consumes much less power ( 50 kW) than its CPU equivalent and its size is much smaller. The AMBSLP has a power consumption of 250 W and there will be 16 of them in a crate. This results in unusually large power consumption for a VME crate and the need for complex custom infrastructure in order to have sufficient cooling. This paper reports on the design and testing of the infrastructures needed to run and cool the system which will include 16 AMBSLPs in the same crate, the integration of the AMBSLP inside a first FTK slice, the performance of the produced prototypes (both hardware and firmware), as well as their tests in the global FTK integration. This is an important milestone to be satisfied before the FTK production. |