

# The Compact Muon Solenoid Experiment

# **Conference Report**

Mailing address: CMS CERN, CH-1211 GENEVA 23, Switzerland



25 October 2017 (v2, 08 November 2017)

# Serial powering optimization for CMS and ATLAS pixel detectors within RD53 collaboration for HL-LHC: System Level Simulations and Testing

S. Orfanelli (CERN)
J. Christiansen (CERN)
M. Hamer (University of Bonn)
F. Hinterkeuser (University of Bonn)
M. Karagounis (FH Dortmund)
A. P. Luengo (Aragon Institute of Technology)
S. Marconi (CERN, INFN and University of Perugia)
D. Ruini (ETHZ)

#### **Abstract**

Serial powering is the baseline choice for low mass power distribution for the CMS and ATLAS HL-LHC pixel detectors. For this scheme, two 2.0 A Shunt-LDO (SLDO) regulators are integrated in the RD53 prototype chip (65 nm) and are used to provide constant supply voltages to its power domains from a constant input current. System level simulation studies will be presented, in which a detailed regulator design in a serially powered topology is used to evaluate and optimize system parameters for different operational scenarios of HL-LHC pixel detectors. Performance results from testing prototype SLDO chips will be shown, including x-ray irradiation.

Presented at TWEPP 2017 Topical Workshop on Electronics for Particle Physics 2017

# Serial Powering Optimization for CMS and ATLAS Pixel Detectors within RD53 Collaboration for HL-LHC: System Level Simulations and Testing

S. Orfanelli\*

**CERN** 

E-mail: stella.orfanelli@cern.ch

J. Christiansen

**CERN** 

M. Hamer, F. Hinterkeuser

University of Bonn

M. Karagounis

FH Dortmund

A. P. Luengo

Aragon Institute of Technology

S. Marconi

CERN, INFN and University of Perugia

D. Ruini

ETHZ

Serial powering is the baseline choice for low mass power distribution for the CMS and ATLAS HL-LHC pixel detectors. For this scheme, two 2.0 A Shunt-LDO (SLDO) regulators are integrated in the RD53 prototype chip (65 nm) and are used to provide constant supply voltages to its power domains from a constant input current. System level simulation studies will be presented, in which a detailed regulator design in a serially powered topology is used to evaluate and optimise system parameters for different operational scenarios of HL-LHC pixel detectors. Performance results from testing prototype SLDO chips will be shown, including x-ray irradiation.


Topical Workshop on Electronics for Particle Physics 11 - 14 September 2017 Santa Cruz, California

<sup>\*</sup>Speaker

<sup>†</sup>Special thanks to M. D' Esperonnat (University of Strasbourg) for his contribution to this work.

#### 1. Introduction

The Inner Tracker detectors of the ATLAS and CMS experiments of the HL-LHC era have stringent design requirements, including a radiation tolerance of at least 500 Mrad, increased granularity as well as high hit (3 GHz/cm²) and trigger rates (1 MHz and 12.5  $\mu$ s latency). Another severe challenge is reducing the material in the tracker volume in order to maximise physics performance. A new generation pixel chip has been designed in 65 nm CMOS technology within the RD53 collaboration [1] that addresses these issues and features shunt-LDO regulators (SLDO). Such a chip would require current levels of 8-10  $\mu$ A/pixel and for a full size pixel chip ( $\sim$ 150k pixels), after adding periphery, the total current needed would be  $\sim$ 1.5 A (max. 2 A) under normal operating conditions.



**Figure 1:** Across-module serial powering for pixel modules (left). Simplified schematic of the new version of the SLDO (top right) and its characteristic IV curve for three offset voltage values (bottom right).

A serial powering scheme, based on this on-chip integrated SLDO, allows for a low mass, radiation hard solution for providing the low voltage needed by the pixel chips, while significantly reducing the number of cables and the power losses along them. In an across-module serial power topology, pixel modules will be serially powered by a constant current supply where each module will be composed of up to four chips powered in parallel, as shown in Figure 1. The current injected in the power loop must satisfy the highest possible load current, including an extra headroom to comply with fast dynamic current variations of the digital logic of the chip. Consequently, each serial power chain will require an injected current of up to 8.0 A, out of which 6.0 A would be consumed by the pixel chips and 2.0 A would be the extra current headroom (25%). Since it is crucial that the digital current variations do not affect the sensitive analog front-end part of the chip, two SLDOs are integrated on the chip, one per power domain, and the analog and digital circuitry are in separated deep N-wells for best possible substrate isolation.

# 2. An improved Shunt-LDO regulator

The SLDO concept, first introduced in the FE-I4 chip (130 nm, 0.5 A version) [2], combines a Low Drop-out (LDO) regulator with a shunt. Any excess current injected into the serial power chain will be shunted, while the linear regulator part will independently provide the required voltage to the analog and digital power domains of the chip, equal to twice the reference voltage ( $V_{ref}$ ). The SLDO has been redesigned for the RD53A chip in 65 nm and it is able to carry up to 2.0 A. Two SLDOs of 2.0 A are integrated in the RD53A, one per power domain, powered in parallel. Since a maximum current of 2 A per chip is expected during operation, having two parallel 2.0 A SLDOs in a chip corresponds to a current margin of  $\sim 100\%$ .

Moreover, the resistive behaviour of the SLDO (see right bottom Figure 1) allows for operating multiple SLDOs in parallel, with well-defined current sharing, determined by their effective resistance, which is configurable ( $R_{int}/R_{ext}$  in Figure 1). Another important and novel SLDO feature is a configurable offset voltage, which allows an optimisation of the power consumption when a chip in a module fails (more details in subsection 3.3). In addition, the SLDO control loop has been improved to assure stability with capacitive loads (due to the increased number of logic gates) and off-chip decoupling capacitors  $O(\mu F)$  are used for stabilising the LDO at the input and the output of the circuit.

System simulations presented in [3] studied the SLDO performance in a serial power topology including the SLDO detailed design, decoupling capacitors, parasitics and dynamic power profiles of the chip's activity. These studies showed that thanks to the presence of multiple decoupling stages (off-chip decoupling capacitors, local decoupling of  $\sim 300\,\mathrm{nF}$  for the digital and  $\sim 70\,\mathrm{nF}$  for the analog part) and the isolation of the power domains, most of the fast current variations would be absorbed and the noise coupling between the two power domains would be within acceptable levels<sup>1</sup>.


# 3. Testing results of Shunt-LDOs

Prototype SLDO test chips were used to study SLDO characteristics, i.e. the effective resistance, the configurable offset voltage and the noise coupling among SLDOs (parallel and serially powered) as well as the radiation hardness of the SLDO.

# 3.1 Transient tests

During the transient load tests the simulation results were confirmed as the measured output voltage ripple of a SLDO was less than  $100\,\text{mV}$  for extreme and fast load transients, similar to the ones from the digital activity, and the noise coupling of the SLDOs operated in parallel and in series was negligible. In addition, as shown in the left plot of Figure 2, the SLDO transient performance improves when operated with a higher  $V_{\text{offs}}(0.8\,\text{V})$ , an effect more pronounced for higher input currents (1.2 A). Therefore, it is recommended to operate the SLDO with a relatively high offset voltage, combined with a decreased effective resistance (R3, see Figure 1) to maintain the full nominal range of operation (2 A current). When comparing the transient performance for

<sup>&</sup>lt;sup>1</sup>For a digital power profile for nominal hit and trigger rates: 100 mV transient noise in the output voltage of the digital part, less than 10 mV for the analog part and negligible noise coupling among modules in series.



**Figure 2:** Measurements of output voltage ripple during transient load tests for various combinations of offset voltage and input current (left) and current headroom and static load (right).

various values of current headroom, as shown in Figure 2, the output voltage ripple improves when increasing the headroom, since the SLDO operating point is shifted higher and hence the SLDO is faster. Nevertheless, the improvement is not significant and sufficient to justify a very high extra headroom, taking into consideration the increased power losses in the shunt. Therefore, a current headroom of 10% to 25% is suggested as the optimal balance point between transient performance and power penalty.

## 3.2 Irradiation up to 600 Mrad

During an x-ray irradiation campaign in April 2017 at CERN, two SLDO 2.0 A test-chips were irradiated to 600 Mrad each at a different temperature  $(25^{\circ}\,\text{C}\text{ and }-10^{\circ}\,\text{C})^2$ . The measurements for the irradiated cold chip are presented in Figure 3 and show only 8 mV difference in the output voltage, and a slight increase in the input impedance of the chip (slight increase in  $V_{in}$ ) probably caused by a threshold shift in the circuitry. The results at room temperature were similar. These changes are considered to be within acceptable levels and therefore the SLDO is proven to be sufficiently radiation hard for use in the harsh environment of future pixel detectors at HL-LHC.

# 3.3 Failure scenarios

There are two main failure scenarios to be considered, an open-circuit and a short-circuit. When a chip in a four-chip module acts as an open-circuit (centre of Figure 4), the remaining chips of the module would receive an increased current, shifting to a higher operational point<sup>3</sup> but would remain fully functional, along with the rest of the modules in series. In a short-circuit scenario (left sketch of Figure 4), a chip acting as a short would get a current much higher than 2 A. In this case, the rest of the chips in the module would be underpowered and would not be functional as the

<sup>&</sup>lt;sup>2</sup>The one at room temperature (25° C) was irradiated with a low rate for the first 2 Mrad followed by a rate of  $\sim$ 3.5 Mrad/h. The other one was cooled down ( $-10^{\circ}$  C) and was irradiated with a constant rate of  $\sim$ 3.5 Mrad/h.

 $<sup>^3</sup>$ A high  $V_{offs}$  combined with a low  $R_{eff}$  allows the remaining chips to be fully functional ( $V_{in}$ <2 V) for high input currents





Figure 3: Input (left) and output (right) voltage of the SLDO during irradiation for 600 Mrad.

remaining current would not be sufficient for their operation. However, the modules in series would not be affected as the total current in the chain would remain constant. Protecting mechanisms could be considered for these scenarios such as an over-voltage clamp for more extreme open-circuit scenarios or a current-limit mechanism ( $I_{short} = I_{limit}$ ) for the short-circuited chips where the  $I_{tot}$ - $I_{limit}$  would be sufficient to operate the neighbouring chips. Preliminary testing in the lab with the setup of Figure 4 has assisted in understanding these failure modes and more in depth testing with emulated failures is expected to be carried out with RD53A chips.



**Figure 4:** Test setup of serially powered SLDOs (left). Open-circuit (center) and short-circuit (right) failure scenarios.

## 4. Conclusions

An enhanced radiation hard version of the shunt-LDO regulator in 65 nm for 2 A has been tested. It features a configurable offset voltage, which combined with the configurable resistance, allows for power optimisation of a serial powering scheme. Previous system simulations were confirmed by measurements showing negligible effect of noise coupling in a serial power topology. The transient noise was measured to be within acceptable levels and can be optimised by operating

the SLDO with relatively high offset and a current headroom of about 10-25%. Future work will focus on testing RD53A chips with different configurations and emulated failures as well as high voltage distribution studies with chips and sensors.

## References

- [1] J. Christiansen, M. Garcia-Sciveres, *RD Collaboration proposal: Development of pixel readout integrated circuits for extreme rate and radiation*, CERN-LHCC-2013-008 (2013).
- [2] D.B. Ta et al., Serial powering: Proof of principle demonstration of a scheme for the operation of a large pixel detector at the LHC, Nucl. Instr. and Meth. A vol 557, pg 445-459 (2006).
- [3] S. Marconi, S. Orfanelli, M. Karagounis, T. Hemperek, J. Christiansen, P. Placidi, *Serial powering:* Advanced power analysis methodology targeted to the optimization of a digital pixel readout chip design and its critical serial powering system, Journal of Instrumentation vol 12, no. 02, p. C02017 (2017).