## Development of Trigger and Readout Electronics for the ATLAS New Small Wheel Detector Upgrade

Xueye Hu

#### **University of Michgan**

on behalf of the ATLAS Muon Collaboration









## General Picture: Muon Upgrades

- ATLAS has the world's biggest muon spectrometer and can measure muon pT with a resolution of 10% at 1 TeV
- Upgrades to the muon spectrometer are required to handle increased rates and fakes associated with HL-LHC luminosities (~ 7x1034 cm-2s-1)
  - Phase-1 Upgrade (LS2 ~ 2018): New Small Wheel
  - Phase-2 Upgrade (LS3 ~ 2023): Replace Tracking and Trigger Readout Electronics
    Muon Detectors
    Tile Calorimeter



## Small Wheel

#### **CSC: Cathode Strip Chambers**


- Multi-wire proportional chamber and segmented cathode strips *⊥* to wires
- Plane resolution ~ 60 µm → Used for tracking


#### **MDT: Monitored Drift Tubes**

 Tube resolution < 80 µm → Used for tracking

#### **TGC: Thin Gap Chambers**

- Fast Readout → Used for triggering
- Problems with the current spectrometer
   @ endcap
  - LV1 muon triggers rely on the BW TGC → most muons found at LV1 are fake (~90%)
  - Large hit rate expected at the HL-LHC → low MDT hit and track segment efficiencies










### New Small Wheel

- Replace the present SW detector with a NSW detector for the Phase-I upgrade
  - Filter out fake tracks by reconstructing track vectors in the small wheel and match to vectors in the Big Wheel
  - Provide a segment measurement at NSW with an angular resolution of 1 mrad
  - Phase-2 Replace MDT+TGC with MM+sTGC that can work at 15 kHz/cm^2






#### **New Small Wheel Technologies Micromesh Gaseous Detector, Micromegas (MM)** MM **Small-strip Thin Gap Chamber** sTGC wedge sTGC wedge 5 mm Mesh support pillar Resistive Strip MM quadruplets 0.5-5 MΩ/cm 128 µm 16 layers in total Readout strip ~ 10 m (0.4 mm pitch) μ 40 cm A MM quadruplets **Readout channels: sTGC** • MM: ~ 2.1 M • sTGC: 280k (strip) + 46k (pads) + Pad $\sim 8 \text{ cm} \times 8 \text{ cm}$ 28k (wires) = 354k1.4 mm $\sim$ 50 kW for frontend electronics 1.8 mm Both detectors will be used for 1.4 mm Resistive trigger and precision tracking Cathode Insulator (0.1 mm) Strip (pitch 3.2 mm



## **NSW Trigger and Readout Electronics**

NSW Electronics Trigger & DAQ dataflow




- 4 custom ASICs: VMM, ROC, TDS, ART
- 4 custom on-detector boards: L1DDC, ADDC, MM FEB, sTGC FEB,
- 2 custom on-rim boards: Pad Trigger, Router, Rim-L1DDC
- 2 custom on-USA15 boards: sTGC trigger processor, MM trigger processor






# Ia. ASICs VMM



- VMM provides amplification, shaping, peak height measurement and timing functionality
  - VMM2 (2014): 115mm<sup>2</sup>, >5M
     MOSFETs (>80k/ch.)
  - VMM3 (2015-16): 130mm^2, ~10M MOSFETs (>160k/ch.)




					-				No. of Concession, Name
							and the second second		the local data was
		Contraction of the local division of the loc		ALC: NO.				 And in case of the local division of the loc	Contraction of the local division of the loc
- 20							-		
-23									
		and the second second							COLUMN TWO IS NOT
				A DESCRIPTION OF			The second second		Contraction of the local division of the loc
-88								and in case of the	Contraction of the local division of the loc
		and the second states							
- 10 Hard	C. Strandard Sciences	and the second se		a support the			and the second	and the second second	
- 28		COLUMN STREET, ST.					1.000		COLUMN TWO IS NOT
				Support the local division of the			1000		and the second se
		and the support						ALC: NOT	Concession in the local division of the loca
100	Statement Connect of						The second second		Contraction of the local division of the loc
				and spinster of					CONTRACTOR OF THE OWNER OF
		And the second second							
	Statement Control of	10.00		A DECEMBER OF					and the second se
		ALC: NOT THE OWNER OF							the second s
							1000		COLUMN TWO IS NOT
- 22		Contract of the later of the					a second second		
- 25				and the second se					the second s
100		and the second second					110.000		And in case of the local division of the loc
and the second se				all, where we are				and the local division of the local division	
		and the second second							
							and the second		and the second se
122									2000
- 23									
- 22							Contraction of the		
		100 100 100 10		A STREET					
- 200	and the second se								1000
- 22		THE OWNER WHEN THE OWNER							10000
	A Designed Room and the					THE R. P. LEWIS CO.			COLUMN TWO IS NOT
States of the local division in which the local division in the lo		States of the local division of the					ACCORDED IN	and the lot of the lot	
			and the little little				1000		
		And in case of					1000		Contraction of the local division of the loc
- 22									
							or other		
- 14	Statistics in the local division of the loca	A COLUMN TO A						-	
									and the second se
- 18 million		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		States and			The other Designation of the local division of the local divisiono		And Personnel of Concession, Name
- 20							1000		Conception of the local division of the loca
- 22			and the little						
	A DESCRIPTION OF TAXABLE PARTY.	And in case of		A DESCRIPTION OF			- And a local diversion of	and the second second	and the second se


Channels	64				
Polarity	positive/negative				
Zin	50-75 ohm				
Gain	0.5-16mV/Fc				
Peaking Time	25-200ns				
Shaper	Unipolar bipolar				
TAC	60-650ns				
Time Resolution	<1ns				
Power	10mW/channel				



# Ic. ASICs TDS

- Trigger Data Serializer
  - Pad-TDS: send each pad firing status to pad trigger board
  - Strip-TDS: prepare strip trigger data, perform pad-strip matching and serialize the charge for strips in the ROI
  - Low and fixed latency needed (40 ns for pad-TDS and 75 ns for strip-TDS)
- Radiation tolerant
- 128 channels with individual programmable delay (pad-mode only)









# Id. ASICs ART

#### ART (Address in Real Time)

- Aggregates address from 32
   VMMs and choses up to 8 hits to transmit
- VMM provides the address of first
- Main Specifications:
  - Programmable delay
  - **TTC/BCID counting**
  - Priority-based hit selection and data formatting










# Ib. ASICs ROC

- ROC(readout controller) responsible for the precision readout after L1A
  - Provide BC CLK to VMM, TDS, ART; RO CLK to VMM
  - Distribute control signals: L0A/VMMEN, TestPulse, BCRs
  - Decode 8 VMM inputs (10b/8b)
  - Assemble and buffer VMM packets
  - L1 trigger processing
  - Encoder new packets
  - Serial output: 640/320/160/80Mpbs





## IIa. On-detector Board: FEBs

- Front-End board will be populated with VMM, TDS, ROC ASICs. Power will be provided by FEAST, slow control will be done by GBT-SCA (CERN developed ASICs)
- Two types of FEBs (pFEBs, sFEBs) for sTGC to readout wires, pads and strips. One unique type for Micromegas
- More than 5000 boards on NSW
- Layout is very challenging: need to handle large number of readout channels and deal with mixed signals (analog and fast digital up to 4.8Gbps)








## IIb. On-detector Board: ADDC

#### ADDC: ART Data Driver Card

- Input from MMFE8
- **Two ART ASICs with 2 GBTx, 1 VTTx**
- Configuration is done by L1DDC






## IIc. On-detector Board: L1DDC

#### L1DDC: L1 Data Driver Card


- Common readout for both sTGC and MM
- Aggregates and transmits L1 read from FEBs to FELIX
- MM-L1DDC configuration: Using a VTTX GBTX2 and GBTX3 cannot be configured via an RX fiber. A GBT-SCA must be added-can monitor power and temperature on MM-L1DDC
- sTGC-L1DDC configuration: Both GBTX can be configured by the IC channel of the GBT frame through VTRX. No GBT-SCA is needed – no monitoring
- A type of L1DDC on rim: configuration and clock distribution for FEBs, sTGC Router and Pad Trigger board




# IIIa. On-rim Board: Pad Trigger

#### Pad Trigger

- Receive pad firing information from all eight layers
- Perform two 3-out-of-4 pad coincidences per BC to form pad trigger road (tag BCID and define strip band to be read out)
- Send up to 3 trigger candidates (Rol) per sector per BC to strip-TDS
- Send pad firing information after L1A for monitoring











## IIIb. On-rim Board: Router


#### Router

- Route active strip signals to trigger processor at USA15 and drop NULL packets
- Input: 12 channels of TDS signals @4.8Gpbs
- Output: 4 channels of optical signal to sTGC Trigger Processor
- Low and fixed latency
- Radiation tolerant
- 256 routers/detector





**Baseline:** Artix-7



Repeate Clock Conditione



Opto-TX/RX for TTC Link

Optical Mezzanine Slot for Data Link

SPI Flash

ITAG

15


### IVa. USA15 Boards: Trigger Processor


#### Trigger Processor

- Implement
  - Deserializing/decoding/distribution function, BC alignment
- Need robust, fast, FPGA-based algorithms for converting hits into highlevel objects (clusters & tracks)
- Ancillary functions: readout@L1A, monitoring, configuration...

#### sTGC Trigger Processor

- Receive strip data from Router (32 fibers \* 4.8Gbps)
- Perform cluster centroid finding for both quadruplets and determine the segmentpointing direction







### IVb. USA15 Boards: Trigger Processor


#### MM Trigger Processor

- Projective roads to IP (hit→slope)
- X-roads narrower, u-v (stereo) wider
- A segment is multi-layer coincidence within a slope road






#### ATCA Mezzanine Card on SRS Platform




#### • MM & sTGC Trigger Processor board

- Implemented on FPGA-based ATCA Mezzanine Card
- 32 input fibers (MM/sTGC) @ 4.8Gbps
- 12 output fibers @ 6.4Gbps with 8b/10b encoder
- 1 ATCA carrier card hosts 2 Mezzanine cards (NSW sector)

### **NSW Collaboration**




## **Vertical Slice Integration Test**







### **VS WEEK Test** (*a*) CERN 188




#### MM Trigger

 Complete MM trigger path connected 8 MMFE→2 ADDC→ MMTP (Eval. board) with fake tracks "fitted" by TP


#### Integration Week #3

#### sTGC Trigger

- SCA board with VMM & TDS chips
- 12 CHs TDS emulator \*2 setups
- Routers V2 prototypes \*2
- Router-TP communication
- UDP output for TP diagnostics




### VS WEEK Test @ CERN 188



#### Integration Week #4


- pFEB/sFEB tested with Router
   VMM test pulse as signal source
- Charge, strip info was checked by router "decoder"

 Router tested with rim-L1DDC to check reference clock jitter performance



### **Radiation Tests for NSW Detector**

#### NSW simulated radiation level







### **Radiation Tests for NSW Detector**


- NSW ASICs, Rim electronics has done several radiation tests
- Router as an example
  - Repeater TID test
    - Time: 05/26/15 -- 05/30/15 @BNL
    - o Source: Co-60 γ
    - Total dose: up to 1Mrad
  - Artix-7 FPGA TID test
    - Time: 08/23/15 -- 08/29/15 @BNL
    - o Source: Co-60 γ
    - Total dose: up to ~500krad
  - Artix-7 FPGA SEE test
    - Time: 10/27/15 -- 10/31/15 @LANSCE
    - Time: 05/08/17 -- 05/12/17 @Demokritos

#### • LANSCE 2017 Sep. joint neutron beam test

- Clock fanout chip
- Router with fully function
- Flash chip
- TDS ASIC



Repeater board @ Co-60 source location



### Summary and Outlook

- The NSW upgrade is necessary for ATLAS to improve the LV1 muon trigger and maintain precision tracking capability at high luminosity
- Separate trigger strategies for two sub-detector systems have been developed, taking into account substantial readout and geometry differences
- Advance development of trigger/readout electronics to achieve precise muon measurement requirement and Phase-I latency budget
- Vertical slice integration tests and radiation tests are ongoing to qualify NSW electronics system can survive in ATALS in next ten years
- System mass production will be lunch soon!





# Thanks!





# **BACK UP**





### **Radiation Tests at Demokritos**





