

Operational experience with the ALICE Pixel Detector

This content has been downloaded from IOPscience. Please scroll down to see the full text. 2015 JINST 10 C03032

(http://iopscience.iop.org/1748-0221/10/03/C03032)

View [the table of contents for this issue](http://iopscience.iop.org/1748-0221/10/03), or go to the [journal homepage](http://iopscience.iop.org/1748-0221) for more

Download details:

IP Address: 131.169.4.70 This content was downloaded on 11/01/2016 at 22:22

Please note that [terms and conditions apply.](iopscience.iop.org/page/terms)

PUBLISHED BY IOP PUBLISHING FOR SISSA MEDIALAB

RECEIVED: *November 15, 2014* REVISED: *January 11, 2015* ACCEPTED: *January 19, 2015* PUBLISHED: *March 20, 2015*

PIXEL 2014 INTERNATIONAL WORKSHOP SEPTEMBER 1–5, 2014 NIAGARA FALLS, CANADA

Operational experience with the ALICE Pixel Detector

C. Cavicchioli on behalf of the ALICE collaboration

CERN European Organization for Nuclear Research, 385 Route de Meyrin, CH-1211 Geneve 23, Switzerland `

E-mail: costanza.cavicchioli@gmail.com

ABSTRACT: The ALICE Silicon Pixel Detector (SPD) constitutes the innermost detector of the ALICE experiment, which is the LHC experiment dedicated to the investigation of strongly interacting matter in heavy-ion collisions.

The SPD consists of ∼10 million pixels organized in two layers at radii of 39 mm and 76 mm that cover a pseudorapidity range of $|\eta| < 2$ and $|\eta| < 1.4$, respectively. It provides the position of the primary and secondary vertices, and it has the unique feature of generating a trigger signal that contributes to the L0 trigger of the ALICE experiment. Installed in 2007, the SPD started to record data since the first LHC collisions.

This contribution presents the main features of the SPD, the detector performance and the operational experience, including calibration and optimization activities, since installation in ALICE. The ongoing consolidation activities carried out to prepare the detector for the data taking during the RUN2 of LHC will be also described.

KEYWORDS: Large detector-systems performance; Particle tracking detectors (Solid-state detectors); Detector alignment and calibration methods (lasers, sources, particle-beams)

Contents

1 System description

ALICE [\[1\]](#page-7-1) is the experiment of the CERN Large Hadron Collider (LHC) designed to study the properties of strongly interacting matter in heavy-ion collisions, at extreme conditions of temperature and energy density. The Silicon Pixel Detector (SPD) [\[2\]](#page-7-2) constitutes the two innermost layers of the ALICE experiment, and it plays a key role for vertexing and tracking: it is able to track particles with a precision of 12 μ m in the transverse plane (r ϕ) over a wide range of momenta (100 MeV/c to 100 GeV/c).

The SPD is composed of two layers of pixel detectors with mean radii of 39 mm and 76 mm, and a length of active area of 280 mm along the beam axis (z direction, according to the ALICE reference system). The full detector contains 9.83×10^6 pixels with a size of $425\times50\,\mu\text{m}^2$ ($z\!\times\!r\phi$), organized in 120 modules called half-staves.

Each half-stave (as shown in figure [1\)](#page-3-1) is constituted by two silicon sensors 200 μ m thick, flip chip bump bonded to 10 front-end chips built in the 0.25 μ m CMOS process. Each pixel of the front-end chips contains a chain of preamplifier, shaper and discriminator; the readout is binary, with a threshold applied to the signal at the discriminator level. The threshold is programmable through a 8-bit DAC, and it is applied at the chip level: all the pixels within the same chip share the same value of threshold. The pixel chips also have the possibility of fine tuning the threshold for every pixel, but this functionality is currently not used for the SPD configuration. The pixels also contain delay lines to store the hit signal while waiting for the readout trigger coming from the experiment, and shift registers to bring the signal to the chip periphery after the trigger arrival. This circuitry is controlled by 42 internal DACs.

The 10 front-end chips of each half-stave are connected to a Multi Chip Module, which provides biases and control signals to the front-end chips. The reference voltages and currents are controlled by 8 global DACs; their values are read through ADCs, and converted inside the driver software of the SPD. The Multi Chip Module also performs the readout of the half-stave. The pixel

Figure 1. Silicon Pixel Detector (right) with one half-stave (left).

data are transmitted on optical fibers to the off-detector electronic boards (called Routers) located in a counting room.

Each of the front-end chips of the detector has the possibility of generating a prompt signal that contributes to the first level of trigger (L0) of the experiment. The trigger signal, called Fast-OR, is generated when at least one pixel inside a chip is hit by a particle. The Fast-OR bits are processed by a Pixel Trigger system, which generates 10 programmable outputs and sends them to the Central Trigger Processor of the experiment within 800 ns from the collision.

The trigger algorithms are based on boolean functions of different multiplicity thresholds set on the number of hit chips in the inner layer, in the outer layer, or in the overall detector. All the thresholds are programmable, depending on the trigger requirements of the experiment.

2 Detector operation

The pixel detector and its trigger system have been operated in the experiment since 2008, for the acquisition of cosmic ray tracks used for the offline alignment of the detectors before the first circulating beams in the LHC. The operation of the powered modules has continued since then without major problems and with an efficiency of ∼99%.

Since the pixel detector is the closest detector to the interaction point and to the beam, a safety policy has been implemented to protect the sensor from the effects of beam instabilities and potential beam losses. When the beams are being injected or in adjustment, the voltage of 50 V applied as reverse bias on the sensor is lowered to 2 V and the sensor is not depleted. This prevents a high charge deposition from creating a short circuit between the sensor bias voltage and the input of the preamplifiers in the front-end chips. Full depletion voltage of 50 V is then applied when beams are declared stable and their energy is ramping up.

At the start of each run, the detector and trigger configurations are checked. In a specific database called ALICE Configuration Tool (ACT) [\[3\]](#page-7-3), the different detectors store their configurations and associate them to various trigger conditions. The SPD uses the ACT to store the latest configuration of the front-end chips (42 pixel DACs and 8 reference DACs, as described above) and the mask of noisy pixels; the Pixel Trigger uses the ACT to store the parameters of the trigger outputs and the chips included in the trigger logic. This reduces the probability of introducing

Figure 2. Histogram of physics runs with the ALICE pixel detector over the total physics runs in RUN1 (left). Statistics of End-of-Run reasons in RUN1 (right).

manual mistakes: even if some settings are changed by the operator for test purposes, the ACT tool automatically restores the good configurations.

There is no difference in terms of detector operation between pp and Pb-Pb. The configuration of the front-end chips remains unchanged - only the parameters of the trigger algorithms are modified for the new trigger requirements.

2.1 Run statistics

Since the first collisions, the pixel detector has been included in more than 96% of the runs with colliding beams (see figure [2\)](#page-4-2) considered for the physics analysis.

Since 2011, the reasons that caused the runs to end are recorded in the electronic database that stores the details of all the runs taken in the experiment. Collecting all the data available there, more than 40% of the End-of-Run reasons are related to the normal beam operation, and are due, for instance, to beam dump of interlocks. Among the remaining abnormal End-of-Runs that are due to problems with the 18 ALICE sub-detectors, the pixel detector is responsible for only 3.4% of them (see figure [2\)](#page-4-2).

2.2 Error handler

An error handler [\[4\]](#page-8-0) has been regularly used during the data acquisition to identify and store the errors of the pixel detector system. This tool is able to detect errors coming from different sources:

- from the pixel detector, such as missing communication from a half-stave, or errors of overflow/underflow of the FIFOs in the pixel chips;
- from the trigger board, such as a missing Fast-OR bit in the output data of a chip that has a hit in the pixel matrix;
- from the off-detector electronics (Routers), such as errors in the format of the event data detected before sending the event to the Data Acquisition system (missing header, wrong chip number, missing trailer, etc.);
- from the optical connections, such as missing communication across the trigger and clock optical link, or data acquisition link not ready.

When the errors are detected, they are formatted and stored in a memory inside the Router. Every class of error has a priority assigned to it; this is used to prioritize the errors and to avoid a possible cascade of secondary errors that could soon fill the memory.

The driver layer of the pixel detector reads the errors from the Routers, and stores them in an Oracle database. This happens in parallel with the data acquisition, and the data taking is not disturbed by the error handling procedure. The errors are also automatically notified to the shifters in the control room through the standard interface for the alarms.

The errors can be later fetched from the database, and they are used either for debugging or for statistics.

2.3 Detector calibration

In order to achieve a good detector performance (efficiency above 99%) it is important to check the response of the matrix and ensure it is uniform throughout the detector. This is a check that is regularly done, at every technical stop of the LHC (every 2 months approximately). The matrix uniformity response is checked using an internally generated pulse: an automatic scan injects in every pixel a pulse of known amplitude, which corresponds, approximately, to the signal generated by a Minimum Ionising Particle (MIP).

Two DACs are used to set voltage references corresponding to the value of the voltage supply of the pixel chips (1.85 V) , and the midpoint of this value (900 mV) . Every half-stave has a slightly different optimal working point around these two values in terms of efficiency and noise; the two voltage references are, therefore, adjusted by a few mV to optimize the half-stave performance.

Two other parameters that can be changed to optimize the matrix uniformity response of the chip are the threshold of the discriminator at the chip level and the bias of the first preamplifier stage on the in-pixel electronics.

The threshold is set with an internal DAC; since its value has a direct impact on the trigger rate generated by the pixel detector, this parameter is regularly monitored both through the trigger rate at every data acquisition and with a dedicated scan at every technical stop.

In 2010 there was an extensive study and optimization of the threshold [\[5\]](#page-8-1), that now undergoes only minor adjustments; the default setting before the main optimization was around 3100 electrons, while after the optimization the average threshold is around 2500 electrons, as shown in figure [3.](#page-6-1) An increase of the DAC value corresponds to a lower threshold and thus to higher detection efficiency; the optimum value, which gives the best compromise between efficiency and noise, is 2500 electrons.

During the threshold adjustment, also the noisy pixels are checked. A pixel is defined noisy if it fires more than the 0.2% of the total number of triggers during a run in self-triggering mode. With the reduction of the threshold, the number of noisy pixels increased from 0.006% to 0.01% . however this value is still a negligible fraction of the total number of pixels.

The average noise of the pixels is around 300 electrons.

2.4 Trigger calibration

The rate of the trigger signals coming from the pixel detector is constantly monitored by the shifters in the control room during the whole data taking. Depending on the physics that the experiment

Figure 3. Threshold distribution before (left) and after (right) the main optimization, with the corresponding number of electrons.

wants to address and on the beam configuration, different thresholds can be configured for the trigger algorithms. Every time the detector is switched on again, a more detailed verification of the trigger conditions is performed. The purity of the trigger is very high, with more than 99% efficiency.

In addition to the physics data taking, cosmic rays runs are periodically done, to verify the correct functioning of the full experiment. In these runs, the trigger rates are checked, and compared to the reference value of 0.3 Hz expected with cosmic rays in the cavern.

3 Cooling interventions

Though the pixel detector works at room temperature, a cooling system is needed in order to prevent the temperature from rising due to the total power consumption of the detector of 1.35 kW over a low material budget of ∼1.1% X_0 per layer. The detector has an embedded evaporative cooling system using freon (C_4F_{10}) , based on cooling pipes running under each half-stave and in thermal contact with the back side of the pixel chips.

After the installation in the ALICE experiment, the cooling system started to show a reduced performance [\[6\]](#page-8-2), which was tackled with a number of corrective actions as the installation of new input lines, periodical counter-flow-wise cleaning of all the lines, and installation of additional monitoring and tuning devices. However, these actions were only partially successful, and the cooling flow in some lines decreased to a level that in 2011 only 63% of the detector could be powered on.

Many studies were carried out, and it became clear that some filters in the cooling lines were partially clogged. These filters cannot be replaced, because they are located in a patch panel that is not accessible unless the TPC is moved from its position, which requires many weeks of interventions. Other filters located upstream in an accessible point have been removed and studied with SEM analysis, and traces of metals and graphite have been found, which may explain the clogging of the inaccessible filters downstream.

A stable solution to overcome this problem was to drill the filters, in order to re-establish the correct flow of cooling, after installing new clean and accessible filters at the pump level. The drilling procedure has been particularly challenging, because the last accessible point before the clogged filters is located at a distance of 4.5 m from it, as shown in figure [4](#page-7-4) and the inner diameter of the cooling pipe is only 4 mm.

Figure 4. Path of the cooling pipe between the clogged filters (bottom left) and the last accessible point (top right).

The team working on the cooling assembled a dedicated tool constituted by a tungsten carbide tip welded on a stainless steel wire 5 mm long and 2.5 mm thick. After the drilling, a long cleaning procedure has also been carried out, to remove all the fragments generated by the drilling: the cleaning included the usage of a vacuum pipe, a magnet inserted up to the filters, and counter-flowwise cleaning.

After this operation the nominal flow of 2.1 g/s was established on all the 10 cooling lines, well above the value of 1.8 g/s that is the minimum value required for a total drain of the heat in case all the half-staves of a sector are powered on. During 2012 and the p-Pb run in 2013, only 5% of the detector, i.e. 6 half-staves, was off due to a high temperature, including 2 half-staves with a bad thermal contact with the cooling pipe.

4 Summary

Since the first collisions at the LHC, the ALICE Silicon Pixel Detector has been successfully taking data in both pp and Pb-Pb collisions. Over the years, clogged filters have been identified in the cooling system; they were later drilled, increasing significantly the efficiency of the cooling system and the active portion of the detector. Regular calibrations are also performed at every technical stop to determine the optimal working point of the detector and increase its efficiency.

The Pixel Trigger system has been successfully operated since the beginning, providing inputs to the L0 trigger signal of the ALICE experiment and contributing to the event selection. Almost 99% of the powered chips are contributing to the trigger signal, with efficiencies of ∼99%.

Several activities have been carried out during the long shutdown after RUN1, including a revision of the firmware of off-detector electronics, migration to new operating systems and software and improvements on the cooling system. The SPD is now ready for the forthcoming RUN2.

References

- [1] ALICE collaboration, *ALICE physics performance report, Vol. I and Vol. II*, *J. Phys.* 30 [\(2004\) 1517.](http://dx.doi.org/10.1088/0954-3899/30/11/001)
- [2] ALICE collaboration, *The ALICE experiment at the CERN LHC*, 2008 *JINST* 3 [S08002.](http://dx.doi.org/10.1088/1748-0221/3/08/S08002)
- [3] M. Boccioli et al., *The ALICE configuration tool*, *[J. Phys. Conf. Ser.](http://dx.doi.org/10.1088/1742-6596/331/2/022034)* 331 (2011) 022034.
- [4] M. Caselle et al., *The online error control and handling of the ALICE Pixel Detector*, in the proeceedings of the *Topical Workshop on Electronic for Particle Physics (TWEPP 2009)*, September 21–25, Paris, France (2007).
- [5] C. Cavicchioli, *The ALICE Silicon Pixel Detector: commissioning and performance optimization*, 2010 *JINST* 5 [C12001.](http://dx.doi.org/10.1088/1748-0221/5/12/C12001)
- [6] A. Francescon et al., *Performance of the ALICE SPD cooling system*, *[J. Phys. Conf. Ser.](http://dx.doi.org/10.1088/1742-6596/395/1/012063)* 395 (2012) [012063.](http://dx.doi.org/10.1088/1742-6596/395/1/012063)