

A 12bits 40MSPS SAR ADC with a redundancy algorithm and digital calibration for the ATLAS LAr calorimeter readout



Mohamed Zeloufi (zeloufi@lpsc.in2p3.fr)
on behalf of the ATLAS LAr Collaboration
LPSC, Université Grenoble-Alpes, CNRS/IN2P3
53, rue des Martyrs, 38026 Grenoble Cedex, FRANCE

Summary

- ✓ This SAR ADC is developed in the context of the ATLAS experiment's Liquid Argon Calorimeter (LAr) readout upgrade for Phase-II of the LHC.
- ✓ With a resolution of 12 bits, it reaches 40MS/s with a power consumption of only 11mW in CMOS 130nm 1P8M process.
- ✓ A generalized algorithm is used with a redundancy in 14 steps, allowing a digital correction of the mismatch effects in the capacitor array.
- \checkmark The architecture of the capacitor array is differential within one segment but a reduced size of only 2^{11} unit capacitors is used.




Table 1. A 12-BIT 14-STEP SAR ADC P(K) AND Q(K) VALUES

The architecture of the developed SAR ADC

The vector \boldsymbol{q} represents the settling error range which can be corrected by the redundancy in each step.







Fig 3: The proposed N-bit M-step SAR ADC architecture (where $C_k = p(k) * C_{ij}$ and k = 2, 3...M).


- ✓ The redundancy algorithm (14 steps) is implemented in the analog part of the SAR ADC (12bits, 40MS/s).
- ✓ The capacitive DAC is composed of only 2¹¹ unit capacitors
 - → Reduced dynamic power consumption.
 - Total capacitors area divided by 2.
- ✓ The capacitors switching algorithm is:
 - Monotonous
 - → Saving extra dynamic power consumption.
 - ☐ Only one capacitor switched per conversion step
 - → Inherent immunity to the skew of the switch signals.

Simulation results












Fig 7: Chip die photograph to be tested