

FTK AMchip05: an Associative Memory Chip Prototype for Track Reconstruction at Hadron Collider Experiments

A. Annovi M. Beretta R. Beccherle N. Biezus S.Citraro
F. Crescioli¹ P. Giannetti M. A. Mirzaei V. Liberali Y.
Piadyk E. Rossi A. Stabile


¹(LPNHE - IN2P3 - CNRS)
seconded to CAEN SpA

EPS-HEP 2015 - 22-29/07/2015 - Vienna

Outline

- ▶ Introduction to the FTK tracking algorithm
- ▶ Associative Memory function and architecture
- ▶ AMchip05
 - ▶ Features
 - ▶ Performances
 - ▶ Role in FTK
- ▶ Pattern bank optimization and variable resolution
- ▶ Toward HL-LHC
- ▶ Conclusions


Tracking



See Johanna Gramling's talk:
*Hardware-based Tracking at Trigger Level for ATLAS:
 The Fast Tracker (FTK) Project*

FTK is a big system:

- ▶ 8 full 9U VME crates
- ▶ 5 ATCA crates



Many different boards:

- ▶ 2 types 9U VME boards: Associative Memory Board (AMB), Second Stage Board (SSB)
- ▶ 9U/4 mezzanine for Associative Memory chip (AMchip06)
- ▶ 9U Auxiliary - AUX board (data organizer, track fitting and fake reduction functions)
- ▶ 2 types ATCA boards: Data Formatter (DF), FTK-to-Level-2 Interface Crate board (FLIC)
- ▶ FMC mezzanine for clustering

Complex custom parallel supercomputer



FTK is based on a two step algorithm

Associative memory

- ▶ Preloaded with the pattern bank
- ▶ Find patterns in a complex event in real time
- ▶ Act as a filter to reduce the complexity of fitting stage

Modular algorithm: scalable and parallelizable.

Extremely fast associative memory hardware.




Linearized track fit


- ▶ Performed only on patterns found by the AM
- ▶ Combinatorial problem reduced: essential in crowded events with high pile-up
- ▶ Fast in FPGA

Associative Memory internal structure


└ Associative Memory working principle




- Associative Memory working principle




- Associative Memory working principle





↳ Associative Memory working principle



AMchip05

Main features:


- ▶ Two Associative Memory architecture designs:
 - ▶ 2k patterns XORAM arch
 - ▶ 1k patterns TOP2_LV arch
- ▶ 65 nm TSMC technology
- ▶ Full custom CAM-cell
- ▶ Standard Cells control logic
- ▶ 100 MHz target operating frequency
- ▶ 2 Gbps inputs for hits (x8 bus)
- ▶ 2.4 Gbps inputs/output for patterns
- ▶ Variable resolution
 - ▶ 2 to 9 bits configurable as ternary



AMchip05 is the last prototype. **AMchip06** - the chip that will be installed in FTK - is functionally identical, but with **128k patterns**.

AMchip05 Tests


- ▶ High-speed serial data transfer verified on testbench
 - ▶ Direct testing:
 - BER < 10^{-12} errors/s @ 2 Gbps
 - ▶ Stable link up to 3.2 Gbps
- ▶ XORAM Pattern bank tested
 - ▶ $O(10^{10})$ randomized pattern bank data/hits tests
 - ▶ ~98% of chips with zero errors out of ~180 tested




AMchip05 Integrated on the LAMB

- ▶ 16 AMchip05 per LAMB
- ▶ Hit data is distributed in parallel to all chips
- ▶ Pattern readout is arranged in 4 trees
 - ▶ Each AMchip05 can receive patterns from 2 neighbouring chips
 - ▶ It merges its own internal patterns with the received patterns to the output
 - ▶ Chips can be arranged in a binary-tree structure to increase pattern size without adding pattern inputs in the FPGA

Each FTK processor unit covering $\frac{1}{128}$ of the detector has one Associative Memory Board (AMB), each AMB has 4 LAMB mezzanines → **8 Mpatt with AMchip06**




Variable Resolution feature



Regions of track parameter space might have different variance on different layers.

Not good for these tracks on this layer:


many patterns produced



Good for these tracks on this layer:


one pattern produced

Efficient for bank size:
one pattern produced



Not good for combinatorial background:
lots of space for noise/extra hits

We need **variable resolution** for each layer of each pattern.



Variable resolution is possible by encoding *don't care* bits in the pattern.

A simple 2D layer with 32 pixels 4×8 .
Each pixel is identified by a number.

00000	00001	00010	00011	00100	00101	00110	00111
01000	01001	01010	01011	01100	01101	01110	01111
10000	10001	10010	10011	10100	10101	10110	10111
11000	11001	11010	11011	11100	11101	11110	11111

A 5-bit encoded value will match a certain pixel.

00101

00000	00001	00010	00011	00100	00101	00110	00111
01000	01001	01010	01011	01100	01101	01110	01111
10000	10001	10010	10011	10100	10101	10110	10111
11000	11001	11010	11011	11100	11101	11110	11111

Using *don't care* on a bit will match
two pixels → a **lower resolution pixel**

0110X

00000	00001	00010	00011	00100	00101	00110	00111
01000	01001	01010	01011	01100	01101	01110	01111
10000	10001	10010	10011	10100	10101	10110	10111
11000	11001	11010	11011	11100	11101	11110	11111

don't care can be placed to select
different shapes.

0X100

00000	00001	00010	00011	00100	00101	00110	00111
01000	01001	01010	01011	01100	01101	01110	01111
10000	10001	10010	10011	10100	10101	10110	10111
11000	11001	11010	11011	11100	11101	11110	11111

More than one *don't care bit*
can be used.

XX110

00000	00001	00010	00011	00100	00101	00110	00111
01000	01001	01010	01011	01100	01101	01110	01111
10000	10001	10010	10011	10100	10101	10110	10111
11000	11001	11010	11011	11100	11101	11110	11111


Various shapes and resolutions
are possible.

OX00X


00000	00001	00010	00011	00100	00101	00110	00111
01000	01001	01010	01011	01100	01101	01110	01111
10000	10001	10010	10011	10100	10101	10110	10111
11000	11001	11010	11011	11100	11101	11110	11111

└ Variable resolution


Coverage and Efficiency $\eta(|\kappa| < 1)$



Coverage and Efficiency $\eta(|\kappa| < 1)$



With the **variable resolution** is it possible to have reasonable **bank size** at target **efficiency** with optimal background (fake tracks) reduction.



Experiments are studying AM-based solutions for HL-LHC trigger tracking. Prototypes using AMchip05 or AMchip06 are under study

Level-2 **FTK++** for HL-LHC

- ▶ Many patterns
- ▶ Low input bandwidth

Develop a common AMchip

- ▶ 28 nm
- ▶ 2x input bandwidth (200 MHz)
- ▶ 4x patterns (512k patt)

The first prototype, AMchip07, is under development

L1 Tracking @ CMS for HL-LHC

- ▶ Fewer patterns
- ▶ High input bandwidth
- ▶ Time multiplexing

L1 Tracking @ ATLAS for HL-LHC

- ▶ Many patterns
- ▶ Low input bandwidth

- ▶ AMchip05 is the latest prototype for FTK before AMchip06 production
- ▶ It is identical to the production version except the pattern bank size (3k vs 128k)
- ▶ It has been extensively tested in laboratory and on the FTK LAMB prototypes
 - ▶ The chip works as expected and within specifications
- ▶ The AMchip05/06 architecture has configurable ternary bits
 - ▶ It enables the variable resolution of patterns
 - ▶ It is possible an optimization of the bank size with a significant gain in FTK efficiency
 - ▶ This gain has a direct impact in FTK trigger application to select physics objects
- ▶ AMchip05/06 is the last chip for FTK @ LHC
 - ▶ The development of the next generation for HL-LHC and other applications has started
 - ▶ It will benefit from the experience of AMchip05
 - ▶ We will move to 28 nm technology

↳ AMchip development has been supported by



UNIVERSITÄT
HEIDELBERG
ZUKUNFT
SEIT 1386



ANR-13-BS05-0011-01

ANR-FASTTRACK



UNIVERSITÉ
DE GENÈVE