AIDA-SLIDE-2015-029

AIDA

Advanced European Infrastructures for Detectors at Accelerators

Presentation

Second generation DAQ for CALICE beam tests

Boudry, V (CNRS)

29 September 2011



The research leading to these results has received funding from the European Commission under the FP7 Research Infrastructures project AIDA, grant agreement no. 262025.

This work is part of AIDA Work Package 9: Advanced infrastructures for detector R&D.

The electronic version of this AIDA Publication is available via the AIDA web site http://cern.ch/aida or on the CERN Document Server at the following URL: http://cds.cern.ch/search?p=AIDA-SLIDE-2015-029

– AIDA-SLIDE-2015-029 —



Second generation DAQ for CALICE test beam

Vincent Boudry *LLR, École polytechnique*











CALICE collaboration Physical prototypes

- Prototypes
 - ► Si-W ECAL, ScW ECAL (Scint+MPPC)
 - AHCAL (Scint + SiPM/Fe)
 - DHCAL (RPC + DCAL III / Fe)
 - TCMT (Scint+SiPM or RPC+DCAL / Fe)
- CALICE DAQ1
 - Readout of FLC* analog pipeline
 - External ADCs & Sequencing
- DHCAL DAQ
 - Readout of DCAL digital pipeline.
 - Dead time free triggered readout





FLC_SIPM ASIC

DCAL III ASIC



Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 2/31

FLC PHY3

(2003)

ROC familly 2nd Generation ASICs



- Add **auto-trigger**, analog storage, digitization and token-ring readout !!!
- Include power pulsing : <1 % duty cycle
- Address integration issues asap
- Optimize commonalities within CALICE (readout, DAQ...)



()mega

Technological prototypes

Read out: token ring

- mega Readout architecture common to all calorimeters
- Minimize data lines & power





Data bus



Slide from Ch. de la Taille

2G DAQ for the CALICE beam tests | LCWS'11 | Vincent.Boudry@in2p3.fr Grenade, 29/09/2011 SDHCAL m³ (IPNL, LAPP, LLR)

MICROROC 1m² assembly (LAPP)





(DESY)

SPIROC2 with AHCAL new electronics

peam tests | LCWSII | Grenade, 29/09/2011

DAQ Task goal

Original ideas and R&D from CALICE-UK (UCL, Cambridge U., Manchester U., RHUL)

- "Generic" DAQ based AMAP on commercial boards
 - **Extensible** for Large Detectors + redundancy
 - ► **Flexible** → FPGA based : various acquisition modes (triggered, ILC-like)
- Provide the **digital** readout of CALICE embedded front end (*ROC chips) [1st gen was analogue]
 - All calorimeters seen through CALICE standard Detector InterFace board (DIF)
 - Sends configuration; fast commands; clocks; Triggers
 - Receives Data; Busy
 - ► 1 or 2 **Concentrator** cards level
 - ▶ Distribution & collection of the fast signal & sequencing
 - Advanced Off-Detector Receiver (FPGA based event builder)
 - All signals on 1 cables; add-hoc secure communication protocol
 - "low speed" 8b/10b coding
- 3 CALICE prototypes en route:
 - ▶ SDHCAL : ~400.000 ch; Digital (2b/ch \rightarrow 2.5 with BC information & fmt)
 - ► ECAL : ~ 22.000 ch; Energy $(12b \rightarrow 32.2)$
 - ► AHCAL : ~ 52.000 ch: Energy & time (2×12 b \rightarrow 32.3)

Test beam Acquisition modes

Single Event + Ext. Trig

- External trigger (from hodoscope or calibration system) = HOLD
 - Stop Acq, Hold analog data + sampling, Start Acq
- Noise & Beam condition safe (only 1 evt per trigger)

Single Event + auto-Trig

NOW USED IN DHCAL TB

- ► External trigger (hodoscope) → DIF
 - Stop Acq, ReadOut (last evt ~ triggered one), Start Acq
- Data sync (for Event building)
 - On synchronized BC ID → need for a SYNC @ MClk (100- 400 ns)
 - On trigger timestamp
 - BUT: for the AHCAL/Spiroc: the TDC signal needs a SYNC of the clocks ±1ns
- ► **Rems:** RAMfull from 1 ASIC → Reset of all detector

ILC like

- StartAcq on Start-of-Spill signal (-δt)
- StopAcq & Readout on End-Of-Spill or RAMfull or a Given # Beam Trigger

Three TB Running modes:

Physics

- ▶ as fast as possible IN SPILL,
- ▶ poissonian stat \rightarrow As low as possible PILE-UP (or not!)
- Data with "low occupancy" (particle type & E dependant)

Demonstrator

- ► as close as possible from final ILC conditions
 - power pulsing, auto-trig
 - beam conditions close to ILC ? (Duty cycle, occupancy)

Calibration / noise

- ► *a priori*: off spill, fixed rate
- all cells ("maximum occupancy")

CALICE DAQ2 scheme



Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 9/31

CALICE DAQ2 scheme



Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 10/31

CALICE DAQ2 scheme



Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 11/31





DCC and LDA are essentially similar to an ethernet switch but using a low level protocol

They both fan-out/in fast isochronous signals on a dedicated path and commands on the 8b/10b serial link

LDA has a fast link : Gb ethernet to the upper level = ODR, and can connect to 10 DIFs or DCC with the 8b/10b serial link

DCC can connect to 1 LDA and 9 DIFs using the 8b/10b serial link, data from DIF are buffered and sent to the LDA

LDA

- The LDA (from Enterpoint) consists of :
 - Mulidonoch2 baseboard;
 - add-on HDMI board to connect to 10 DIFs
 an add-on ethemet board to connect to an
 - ODR.
- Firmware development :
 - DIF <=> LDA link running;
 - new code soon to be posted to svn;
 - same format as ODR in svn repository.



MANCHENER | Manufacture |

CAMBRIDGE MANDERER

CCC

- · Overall status unchanged for a while.
- Fans out clocks, fast commands and control signals.

CAMBRIDGE

- . Fans in busy.
- Full complement of 10 boards with power supplies tested.
- . One in LLR and one in LAPP.
- CCC link to LDA still needs to be done :
 Board designed and firmware developed for testing;
 - Soon to produce enough boards for all LDAs.



ODR

- Receive data on 4x fibre (RX),
- Write to disk FAST (>150MB)
- Send data up fibre (TX)
- Controlled from Linux driver
- DOOCs Interface



Documentation / repository

 All components should have extensive documentation on twiki : it is being updated and as components are basically done, can soon be finalised.

MANUTESER

CAMBRIDGE

- Twiki main :
- https://twiki.cern.ch/twiki/bin/view/CALICE/CALICEDAQ
- Also list of hardware availability /status started.
- https://twiki.corn.ch/twiki/bin/view/CALICE/HardwareList

Clock and Control Card

- Developed at UCL (M. Warren, M. Postranecky)
- Distributes on 8 channels (HDMI, SMAs, NIM, ...) via dedicated circuitry for **low jitter**
 - ► Int | ext clock
 - ► Fast Signal (Trigger | Sync)
- Sums-up BUSY
- Performs Trigger logics
 - ► CPLD
- Performs sequencing
 - Reset of detector on ramfull
 - Readout order on Trigger







Clock & Trigger jitter

- Trigger & busy handling (G. Vouters)
 - ► Trig (NIM) \rightarrow CCC \rightarrow LDA \rightarrow DCC \rightarrow DIF BUSY \leftarrow CCC \leftarrow LDA \leftarrow DCC \leftarrow
- Trigger Jitter between DIFs (FG)

Jitter measurement



Python Test toolkit

- Interactive hardware test software (GUI)
 - ► Each HW test easily scriptable: simple user-friendly python API: each function defined ↔ 1 graphical pane with "Run" button
 - Available to anyone working with USB/RS/Ethernet devices
- C libraries implementing the complete DIF Task force protocole \rightarrow API

10.	DA nu				File Edit Options Buffers Tools Python Help
Massages [1 DA_version		AT IS.			
Record Scritt	send FC DCC reset	CUILDCC.py ACC get status CUILDCC.py ACC get status DCC get status CUIDCCC:globs of CASL ACCASLS O. DCC get Into which DCCC:globs of Logs CUID Cond.PC_DIP_Cost CUID Cond.PC_DIP_Cost CUID COND.PC_DIP_Cost CUIDCCCCS_SUIL 1 (siss FLUE) CUIDCCCCCS_SUIL 1 (siss FLUE) CUIDCCCCCCS FLUE CUIDCCCCCS_SUIL 1 (siss FLUE) CUIDCCCCCCS FLUE CUIDCCCCCS_SUIL 1 (siss FLUE) CUIDCCCCCCS FLUE CUIDCCCCCCCS FLUE CUIDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC	And PC DOC Inff Insc. and A Second 240 BCS 2012 51 Lock. BCS 2012	Th FAC get datas Th FAC get datas The child box, and an analysis of the child of	<pre>def send FC DCC get_status(INT0x_lda_out_mask = 0x8): """Send FCMD K28.3/D15.0 (aka. 7C/D15.0, DCC get status) and print out the whole DCC register page""" comma = commons.encode_8b10b_kd(28, 3) data = commons.encode_8b10b_kd(15, 0) ans = LDA.do_lda_send_fastcmd(INT0x_lda_out_mask, comma, data) calicediag.GUI.set_statusbar_message("Get_Status FCMD sent") return _unpack_DCC get_status_page(ans[16:]) is not False DCC.py 47% (189,0) SVN-1428 (Python)</pre>

https://svn.in2p3.fr/calice/online-sw/trunk/pyserdiag/

Reliability tests

Stress tests using pseudo-random generator

- $9 \times \text{DIF} \rightarrow 1 \times \text{DCC} \rightarrow 1 \times \text{LDA} \rightarrow \text{PC}$
 - 9 DIFs (ECAL & SDHCAL) generate pseudo random data
- Results
 - ▶ Direction DIF \rightarrow LDA ✓
 - ► Maximum DCC → LDA link occupancy (40Mbps) ✓
 - Many TB of data transferred no error (on table)

End-to-end test: FIFO write/read

- PC \leftrightarrow 1×LDA \leftrightarrow 1×DCC \leftrightarrow 1×DIF
 - Tests both fast-commands and block transfer "read" requests
- PC ↔ LDA Ethernet OK

ROC config loading & checking ✓

Software: XDAQ framework

- dev^{ts} started @IPNL for electronics test using XDAQ in 2008
- Ran for ≥ 1 year in TB, Cosmics & Electronics test
 - USB readout
 - Interface to old LabView program
- Recent development
 - Integration of DAQ2 readout chain
 - interface to a configuration DB
 - Writing of LCIO data in RAW format
 - versatile online analysis framework (root histos)
 - → Marlin Based
- For current TB: deployment on 4 PC tested; Performances to be improved





SW status

- XDAQ + C library to DAQ2
- All critical elements are ready
 - Configuration DB (being worked on)
 - DAQ2 interface
 - Semi-automatic noisy channels spotting & correcting (monitoring)
 Active monitoring
 - Clean Slow control
 - interface to CondDB;
 - event display
- Missing ancillaries
 - interface to the GRID
 - ► interface to the machine (⊃ in AIDA WP8.6.2)



First large scale test

- Last 2 weeks at PS
 - ▶ SDHCAL with 31 chambers (~2/3 of full det).
 - 90 DIFs, 2 LDAs, 13 DCC, 1 CCC, 4 PCs
 - ~4400 ASIC / 285k channels individually configured
- Solved grounding problems, reset procedure, mis-functionnal elements, FW glitches, Data corruption
- Readout ~100k triggers in test beam mode (10 GB of data)
 - ≥ 1 events per trigger
 - trigger on scintillators







1-JA	ucc	cumulative data size	no or smirwi	rancu	Corrupted
1	1	330200	357	0	0
1	2	256638	357	0	0
1	3	1891131	355	0	1
1	4	720476	357	0	0
1	5	662954	357	0	0
1	6	944784	357	0	0
1	7	691332	357	0	0
1	8	719920	355	0	1
1	9	1289548	355	0	1
2	1	0	0	0	0
2	2	0	0	0	0
2	3	0	0	0	0
2	4	1165448	357	0	0
2	5	802156	355	0	1
2	6	838746	357	0	0
2	7	1927652	357	0	0
2	8	2155632	357	0	0
2	9	1690838	355	0	1
3	1	1287528	355	0	1
	$ \begin{array}{c} 1\\1\\1\\1\\1\\1\\1\\1\\2\\2\\2\\2\\2\\2\\2\\2\\2\\2\\2\\2$	$ \begin{array}{c} 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 3 \\ 1 \\ 4 \\ 1 \\ 5 \\ 1 \\ 6 \\ 1 \\ 7 \\ 1 \\ 8 \\ 1 \\ 9 \\ 2 \\ 1 \\ 2 \\ 3 \\ 1 \\ 1 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 2 \\ 3 \\ 2 \\ 9 \\ 3 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 2 \\ 9 \\ 3 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 3 \\ 1 \\ 3 \\ 1 \\ 3 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 3 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 3 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 3 \\ 3 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 2 \\ 2 \\ 3 \\ 3 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 2 \\ 1 \\ 2 \\ 2 \\ 3 \\ 1 \\ $	1 1 330200 1 2 256638 1 3 1891131 1 4 720476 1 5 662954 1 5 662954 1 6 944784 1 7 691332 1 8 719920 1 9 1289548 2 1 0 2 2 0 2 3 0 2 2 0 2 3 0 2 4 1165448 2 5 802156 2 6 838746 2 7 1927652 2 8 2155632 2 9 1690838 3 1 1287528	1 1 330200 357 1 2 256638 357 1 3 1891131 355 1 4 720476 357 1 5 662954 357 1 6 944784 357 1 6 944784 357 1 6 944784 357 1 6 944784 357 1 6 944784 357 1 7 691332 355 1 9 1289548 355 2 1 0 0 2 2 0 0 0 2 2 0 0 0 2 3 0 0 0 2 3 0 0 0 2 4 1165448 357 3 2 5 802156 357 2 8 </td <td>1 1 330200 357 0 1 2 256638 357 0 1 3 1891131 355 0 1 4 720476 357 0 1 4 720476 357 0 1 5 662954 357 0 1 6 944784 357 0 1 6 944784 357 0 1 7 691332 357 0 1 7 691332 355 0 1 9 1289548 355 0 2 1 0 0 0 2 2 0 0 0 2 2 0 0 0 2 3 0 0 0 2 3 0 0 0 2 3 0 0 0 2</td>	1 1 330200 357 0 1 2 256638 357 0 1 3 1891131 355 0 1 4 720476 357 0 1 4 720476 357 0 1 5 662954 357 0 1 6 944784 357 0 1 6 944784 357 0 1 7 691332 357 0 1 7 691332 355 0 1 9 1289548 355 0 2 1 0 0 0 2 2 0 0 0 2 2 0 0 0 2 3 0 0 0 2 3 0 0 0 2 3 0 0 0 2

Performances

- Rather low demands in term of bandwidth (but >> @ ILC for same vol.)
 - ► SDHCAL : ~ 20MB/s in Spill
 - ► ECAL: ~100MB/s
 - ► AHCAL: ~ 300 MB/s
- Data limited by ASICs readout
 - Modes:
 - test beam single event
 - Test beam burst (≈ ILClike mode)
- Some code (System C) exists for simulation of full chain, being tested
- Successful full scale test done last week at PS with the SDHCAL
 - ► 5 Hz of data taking
 - Noisy detector (heat)

				DAQ	v2 data flux		
N DIF/	LDA	N DIF/DCC	LDA-DIF Dclk [MHz]	LDA-DIF FLUX [MB/s]	LDA Dclk [MHz]	LDA FLUX [MB/s]	ODR FLUX Disk Flux [MB/s] [MB/s]
	10	9	50	6.2	5 1000	u 125	5 <mark>1000 170</mark>
Detec	otor	DHCAL	Evt Size	Mem Size	ASIC Dclk [MHz]	ASIC FLUX [MB/s]	from LC-DET-2004-02
			20 B	12	8 2.5	5 0.31	
Mode		Calib/Noise Single	Calib/noise Burst	TB Single	TB Burst	Demo	Occupancy for 100 GeV
N ASIC	C/DIF	48	48	4.	8 4.8	8 4.8	3 Mean
0 (NA:	SIC)	0	U	Ζ.	b 2.0	0 2.6	
Touche	ed DIF/pia						
ASIC		20 B	2 560 B	20 1	3 2 560 E	3 2 560 B	3
R	/O time 1	64 µ s	8 192 µ s	64 µ	s 8192 µ :	s 8192µs	s
R/O	time ALL	3 072 µ s	393 216 µ s	307 µ	s 39 322 µ s	s 39 322 µ s	Parameters codes
DIF		960 B	122 880 B	96 8	3 12 288 E	3 12 288 B	B Hardware (-fixed)
	R/O time	154 µ s	19661 µ s	i 15 μ	s 1966 µ :	s 1966µs	DAQ (achievable)
							Physics (occupancies
LDA w	/o DCC	9 600 B	1228 800 B	320 8	3 40 960 E	3 40 960 B	3
	R/O time	77 µ s	9,830 µ s	; 3μ	s 328 µ :	s 328 µ s	s
DCC		8,640 B	1,105,920 B	288 1	36,864 E	36,864 B	3
	R/O time	1 382 H s	176 947 µ s	s 46 μ	s 5898µ	s 5898µs	s
LDA w	/ DCC	86,400 B	11,059,200 B	2,880	368,640 E	3 368,640 B	3
	R/O time	691 µ s	88 474 µ s	s 23 μ	s 2949 µ :	s 2949µs	s
ODR		172,800 B	22,118,400 B	5,760	3 737,280 E	3 737,280 B	1
1	000MB/s	173 µ s	22 118 µ s	6 H	s 737 µ ;	s 737µs	s
Disk		172,800 B	22,118,400 B	5,760	3 737,280 E	3 737,280 B	3
	170MB/s	1016µs	130 108 μ s	s 34 μ	s 4337µ:	s 4337µs	s
Max R	/O time	3072 µ s	393 216 µ s	307 μ	s 39 322 µ s	s 39 322 µ s	s
Min Fr	eq	0.33 kHz	0.00 kHz	3.26 kH	z 0.03 kHz	0.03 kHz	z
Min. e	vts Frea		0.33 kHz		3.26 kHz	z 3.26 kHz	z

Beam InterFace card



Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 22/31

Beam InterFace card

Basis:

- CALICE chips use auto-trigger
 - Readout can be triggered by single event using external trigger (e.g. beam hodoscope)
 - \rightarrow "Single event" mode
 - History of Chip is usable (e.g. in case of selective ext. trigger)
 - Readout triggered by environmental internal or extern trigger
 - Chip full
 - ILC-like mode (end-of-spill)
- Require some device to readout the beam line parameters
 - Scintillators; Cherenkov PM (coding of CEDAR bits)
 - ► Time of event (⊃ rec for wire chambers) within a 5 MHZ clock period

Implementation

- 2 solutions
 - Add-hoc card for interfaces with a CALICE ROC (SPIROC ?) + 1 DIF
 - Small adaption (buffers) card on a DIF + "simulation" of a digital ROC in the FPGA
 - Part of the coding can be "tricky"
- Both offer full compatibility with CALICE DIF for the DAQv2.
- To be implemented for 2nd version of CALICE beam test
- One of the task of AIDA (WP8.6.2)
 - ► For "standalone" CALICE tests
 - ▶ Functionnalities \supset in JRA1 TLU

Use of sub-ns TDC for CERN wire chambers until then ?

Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 23/31

Summary & outlook

- Last months dedicated on bench studies & FW improvement
- CALICE DAQ2 has reach the **deployment phase** \rightarrow ready for large TB
 - TB of SDHCAL with 400,000 channel next week with RPC (HardROC) & μMegas (MicroROC) **Big effort for CALICE!!**
 - ECAL & AHCAL new electronics test bench
- HW ~ stabilized
 - Improvement of existing cards (LDA, CCC) foreseen
 - Beam InterFace card too be designed
- FW & SW in early functionnal version
 - Clean-up and part-rewriting needed
 - Improvement of diagnosis tools needed
 - Integration with environment (beam) to be done
- AIDA (co-running of CALICE & EUDAQ \rightarrow common DAQ)
 - Specifications to be decided in next months

- ~15++ individuals from:
- UK: CAM, MAN, UCL, RHUL
- FR: LLR, LAPP, IPNL
- DF: DFSY





Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests LCWS'11

Grenade, Z9/09/2011

24/31

Back-up

Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 25/31

Clock and Control Card

- Developed at UCL (M. Warren, M. Postranecky)
- Distributes on 8 channels (HDMI, SMAs, NIM, ...) via dedicated circuitry for **low jitter**
 - ► Int | ext clock
 - ► Fast Signal (Trigger | Sync)
- Sums-up BUSY
- Performs Trigger logics
 - ► CPLD
- Was used as DIF-Master (dev^t of LAPP)
 - Aka also sending hard-coded commands to DIF directly
 - Standalone tests with USB readout





SW status

- Missing critical elements
 - Configuration DB (being worked on)
 - ► DAQ2 interface ↔ XDAQ being worked on
- Missing ancillaries



Implemented

Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 27/31



Back up

Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 28/31



HW availability

Card	#Avail	#Tested	#OK	Remark	All basic HW avail.	
PC	6	6	6	OS needs upgrade		
ODR	10	4	4	(commercial board: no expected default)		
LDA	25	22	17			
HDMI Mezzanines	30	24	13	4 have faulty connectors and are being repaired. Not all cards have 10 conn. working		
GEth mezzanines	25+5	25	20	2 can easily be recovered		
CCC Adapter	25	17	16	Limits # of installations		
CCC	10	10	10	term adaptation maybe be needed		
DCC	2+20	22	21	1 faulty channel on 1 card; 1 burned to be repaired		
ECAL DIF	29	29	29	equipement for 11 additional ones avail.		
SDHCAL DIF	190	190	183	7 being refurbished; mods needed for HR2 (ok for HR2b)		
AHCAL DIF	4*			*Being produced		

Complete list of HW pieces & location available on https://twiki.cern.ch/twiki/bin/view/CALICE/HardwareList Vincent.Boudry@in2p3.fr 2G DAQ for the CALICE beam tests | LCWS'11 | Grenade, 29/09/2011 30/31

Cables

- CERN requires halogen free cables
 - "IS23 does apply to above-ground installations and experiments."
- On shelf: only for HiFi freaks (or Pigeons):
 - beautiful 100€ apiece 5m-long shielded HDMI cable
- I reasonable offer:
 - On demand PolyEthylene coating
 - ▶ ~ 25€/cable (5m long, Ø 8.5mm) for 200+ cables.
 - ▶ pbm: 12 weeks delais
 - ~ enough funds on ANR to buy for the m³ SDHCAL (150 needed)
 - Urgent : 12 weeks delay due to boat shipping from China
 - Other demands being surveyed:
 - μMegas (~30 ?)
 - AHCAL (50) and ECAL (30)
 - + 10% spares (enough ?) → 260–275



Check F. Davin presentation