

AIDA

Advanced European Infrastructures for Detectors at Accelerators

Presentation

Development of front-end electronics for LumiCal detector in CMOS 130 nm technology

Moron, J (AGH-UST) *et al*

22 September 2014



The research leading to these results has received funding from the European Commission under the FP7 Research Infrastructures project AIDA, grant agreement no. 262025.

This work is part of AIDA Work Package 9: **Advanced infrastructures for detector R&D.**

The electronic version of this AIDA Publication is available via the AIDA web site
<<http://cern.ch/aida>> or on the CERN Document Server at the following URL:
<<http://cds.cern.ch/search?p=AIDA-SLIDE-2015-015>>



AGH UNIVERSITY OF SCIENCE
AND TECHNOLOGY

Development of Front-end Electronics for LumiCal Detector in CMOS 130 nm Technology

Jakub Moroń

M. Firlej, T. Fiutowski, M. Idzik, K. Swientek


AGH-UST

Faculty of Physics and Applied Computer Science
AGH University of Science and Technology


TWEPP Topical Workshop on Electronics for Particle Physics, 22-26 September 2014, Aix en Provence, France

- Motivation
- Analog Front-End
 - Architecture
 - Simulations
 - Measurements results
 - Deconvolution performance
- Summary



International Linear Collider (ILC) Schematic layout and beam structure



- Center-of-mass energy = 500 GeV
- Peak luminosity = $2 \times 10^{34} \text{ cm}^{-2}\text{s}^{-1}$, particles per bunch = 2×10^{10}
- Bunch spacing = 330 ns
- Pulse length = 1 ms
- Pulse rate = 5 Hz



International Linear Collider (ILC): International Large Detector (ILD)






- Particle detectors:
 - Time Projection Chamber (TPC) - tracking
 - Electromagnetic/Hadronic Calorimeters (E/HCAL) - calorimetry
 - Fe Yoke - muon system
- Beam monitoring:
 - **LumiCal - luminosity calorimeter**
 - BeamCal - beam monitor


Luminosity measurements at ILC

LumiCal - dedicated luminosity calorimeter

- Gauge process for luminosity measurement - Bhabha scattering with $\sigma \sim \theta^{-3}$
- Main **LumiCal** features:
 - 30 layers of tungsten + silicon detectors
 - Each layer - 12 sensors with 4 sectors each
 - Each sector divided into 64 radial pads
 - **3072 channels in single layer**
 - **92 160 channels on the entire barrel**



Luminosity measurements at ILC: LumiCal readout chain



Existing LumiCal detector readout comprises:

- 8 channel front-end ASIC with preamp & CR-RC shaper $T_{peak} \sim 60\text{ns}$, $\sim 9\text{mW}$ (**AMS 0.35 μm**)
- 8 channel pipeline ADC ASIC, $T_{smp} \leq 25\text{MS/s}$, $\sim 1.2\text{mW/MHz}$ (**AMS 0.35 μm**)
- FPGA based data concentrator and further readout


New developments for LumiCal detector readout:

- **Prototype front-end ASIC in CMOS 130 nm under development... (main subject of this talk)**
- Prototype SAR ADC ASIC in CMOS 130 nm - fabricated, tested and working well, already presented at TWEPP2013. New 8-channel version waiting for tests

LumiCal front-end in CMOS 130 nm Specifications

- CMOS 130 nm technology
- Analog Front-End and ADC conversion in each channel
- Detector capacitance $C_{\text{det}} \approx 5 \div 50\text{pF}$
- At present stage CR-RC shaping with peaking time $T_{\text{peak}} \approx 50\text{ ns}$, allows straightforward deconvolution implementation at asynchronous test-beam sampling
- Variable gain:
 - calibration mode - MIP sensitivity
 - physics mode - input charge up to $\sim 6\text{ pC}$
- Noise: ENC $\sim 1000e^- @10\text{pF}$
- Crosstalk $< 1\%$
- Analog Front-End power consumption $\sim 1.5\text{ mW/channel}$
- ADC 10-bit resolution, $F_{\text{sample}} > 20\text{ MSps}$ (asynchronous read-out), power $< 1\text{ mW}$
- Power pulsing - average power will be decreased by $\sim 10^2$

Analog Front-End Architecture




- Preamplifier + PZC + CR-RC shaping
- Two gain modes (calibration and physics) applied by switching R,C components in preamplifier feedback circuit
- Preamplifier - telescopic cascode with boosting amplifiers
- Shaper amplifier - recycled folded cascode (RFC)

Analog Front-End simulations


Pulse response

- Pulse response for both gains for various detector capacitance C_{det} :
 - Pulse for $Q_{in}=4$ fC (1 MIP) in high gain mode on the left
 - Pulse for $Q_{in}=1$ pC (250 MIPs) in low gain mode on the right

Pulse response at high gain for C_{det} 5pF - 50pF



Pulse response at low gain for C_{det} 5pF - 50pF




Analog Front-End simulations

Linearity


- **Two gain modes in Front-End:**

- Position calibration with muons - sensitivity for MIP ($\sim 4\text{fC}$) - **high gain**
- Luminosity measurement - high energy particle \rightarrow electromagnetic shower \rightarrow charge deposition up to few pC - **low gain**


High gain, $C_{\text{det}} 30\text{pF}$




Low gain, $C_{\text{det}} 30\text{pF}$



Analog Front-End Prototype ASIC




- Front-end ASIC prototype contains:
- 8 channels of Preamplifier&Shaper in pitch of 140 μm
 - 2 channels of Single-to-Differential converter



Design submitted in February 2013

Measurements setup

Function generator -
Agilent 81150A



Semiconductor analyser -
Agilent B1500A

Equipment control
via LAN and GPIB


Power supply
and biasing

Power
consumption



Python-based measurement
control software and offline
pulse analysis

Test
pulse





Digitized
pulse

Analog
FE pulse

Trigger

Scope (digitizer) -
Agilent MSO7104B




Analog Front-End measurements


Pulse response in high gain mode

Example pulse response

$$C_{\text{det}} = 10 \text{ pF}, Q_{\text{in}} = 4 \text{ fC}$$



Pulses for different Q_{in}





Measured shapes agree with simulations

Analog Front-End measurements

Linearity

- **Measurements results - with agreement with simulations**


- **High gain - 4.2 mV/fC** (4.6 mV/fC from simulations) -
 - varies between 4.03 to 4.37 mV/fC
- **Low gain - 105 mV/pC** (113 mV/pC from simulations)
 - varies between 101.7 to 106.4 mV/pC



Analog Front-End measurements

Baseline spread

Baseline spread between channels




- 2 ASICs tested - channels 0-7 from first ASIC and 8-15 from the second
- Baseline spread is below 25 mV for both gains - in agreement with shaper amplifier offset simulations
- Baseline spread in high gain - 600 mV to 622 mV
- Baseline spread in low gain - 610 mV to 633 mV

Analog Front-End measurements

Noise performance

ENC spread between channels for $C_{det}=10\text{pF}$ at high gain



- Noise is uniform between the channels
- **ENC** (Equivalent Noise Charge) is **below 950** electrons giving **SNR** (Signal to Noise Ratio) in high gain mode **above 25** for **1 MIP** input charge




Analog Front-End measurements

Power consumption vs performance:

Preamplifier bias current in high gain

- Power consumption at typical biasing 1.5 mW / channel
- Power consumption may be decreased without significant decrease of performance

Pulses for various preamplifier bias






Analog Front-End measurements

Power consumption vs performance:

Shaper bias current in high gain

- Power consumption at typical biasing 1.5 mW / channel
- Power consumption may be decreased without significant decrease of performance

Pulses for various shaper bias




Analog Front-End measurements Summary

- Measurements results agree with simulations and specifications
 - Pulse shape and peaking time (50ns) as expected
 - Gains in both modes differs within 10% from simulated
 - Baseline spread below 25 mV
 - Noise ENC at 10 pF below 1000 e⁻
 - Crosstalk measurements:
 - High gain - 0.64%
 - Low gain - 0.80%
 - Power consumption ~1.5 mW/channel - can be reduced by factor of ~2 by lowering bias currents
 - All parameters uniform between channels (2 ASICs measured)
- Detector capacitance measurements needs to be completed...

LumiCal readout electronics diagram - Deconvolution theory

- In the FCAL test-beams performed last years (with asynchronous trigger) deconvolution procedure was used to reconstruct the pulse amplitude and the time of its occurrence



- Pulse at output of shaper $v(t)$ is convolution of input signal (current from sensor - $s(t)$) and impulse response of readout chain $h(t)$:

$$v(t) = \int_{-\infty}^{+\infty} h(t-x)s(x)dx$$

- Using data from continuously running ADC and taking advantage of known pulse shape one can perform invert procedure - **deconvolution** - to get information about event time and amplitude

Deconvolution for CR-RC shaping - Theory

$$d_i = s_i + w_1 s_{i-1} + w_2 s_{i-2}$$

- Only two multiplications and three additions (very fast and light !)

- Deconvolution produces non-zero data only when one or two first samples are on baseline, and second/third is on pulse

- **Initial time** of pulse is found from ratio of those samples


- **Amplitude** is found from sum of those samples, multiplied by time dependent correction factor

- Deconvolution reduces (infinite number) of CR-RC pulse samples to 1 or 2 non zero samples !


} Look Up Tables used
Can be done off-line

CR-RC, $T_{\text{smp}} = T_{\text{peak}} = 1$, amp = 1

Synchronous sampling ($t_0 = \text{int} * T_{\text{smp}}$)




Asynchronous sampling ($t_0 \neq \text{int} * T_{\text{smp}}$)



Deconvolution for new Front-End prototype

Averaged pulses, ideal deconvolution weights

- Real pulse (1 MIP) deconvoluted for various phase shift t_0 between the Front-End pulse and ADC sampling
- Deconvolution done for different sampling periods (12.5, 25 and 50 ns are presented)
- **Amplitude reconstruction** (top plot) – deconvoluted to real pulse amplitude ratio
 - Error is below 2% except shortest sampling period
- **Time reconstruction** (bottom plot) – difference between reconstructed and real pulse peak position
 - Constant offset of around 2 ns except longest sampling period
- **S/N after deconvolution still to be measured...**



Summary and Future Plans

- Development of new, low power, front-end electronics in CMOS 130 nm for LumiCal detector readout at linear collider is proceeding well
 - Low power 10-bit SAR ADC has been already positively verified and presented at TWEPP2013, 2nd prototype of 8 channel ADC is fabricated and waiting for tests
 - 1st prototype of 8 channel analog front-end, shown here, is working well, some quantitative tests (e.g. Cdet dependence) still need to be done...
 - Works on deconvolution implementation for new read-out system ongoing
- We hope to integrate and submit in 2015 (in one or two ASICs) the whole front-end containing preamp+shaper+ADC in each channel, and all other functionalities (DACs, I2C, PLL, DLL, SLVS) needed in complex SoC type chip

Thank you for attention