

# ***ATCA-based ATLAS FTK input interface system***

***for clustering and data formatting prior to hardware-based tracking***

- 1. General introduction and design concept***
- 2. Implementation details***
- 3. Status of system level demonstration at CERN***

奥村恭幸

(OKUMURA, Yasuyuki)

University of Chicago

for FTK\_IM & Data Formatter team

---


# ATLAS / silicon trackers

- ATLAS is a general Purpose detector

- Trackers
- Calorimeters
- Muon spectrometers



- 100 million channels of silicon tracking detector

- 2D Pixel detector (IBL, Pixel)
- 1D microstrip detector (SCT)
- covering  $|\eta| < 2.5$ 
  - 100k hits/event at the highest LHC phase I luminosity ( $L=3E34$ )



# Fast Tracker in ATLAS Trigger

- ATLAS Trigger consisting of Level 1 (L1) hardware trigger and software based Higher Level Trigger (HLT)
- **FTK is hardware-based tracking system for HLT algorithm**
  - Process tracking all events accepted by Level-1 trigger (up to 100 kHz) within  $O(100\mu\text{s})$
  - With input of entire silicon channels with full resolution
  - Provide full track list for entire detector for those with  $p_T > 1$  GeV with quasi-offline quality
- The availability of track information **at beginning of HLT** will help improvement of HLT for such as b-tag, tau-id, vertexing and more




Integration and commissioning of FTK will start in 2015 during LHC Run2



# Fast Tracker system diagram

- Pipeline of dedicated electronics

1. Interface to Readout Driver (ROD)
- 2. Clustering / Data Formatting**
3. Pattern matching
  - Associative Memory chips
4. Track Fitting
  - FPGA based algorithm processing units
5. Interface to HLT algorithms



- Track Finding & Fitting is implemented in 64  $\eta$ - $\phi$  overlapping FTK trigger towers as parallel processing unit
  - Finite size of beam luminous region / curvature of charged track





# Data Formatting requirement drives system design concept

## Requirement of Data Formatting prior to tracking

- Remapping input data into 64 FTK tower structure
  - ~400 fiber input from ROD~1,100 output fibers to downstream tracking boards
- Overlapping at boundary region of towers
- Handle large data volume

~400 fibers

~1100 fibers




Four-shelf system with flexible connectivity in each crate and inter-crate links

# Full mesh ATCA

# Advanced TCA<sup>®</sup>

Advanced Telecommunication Computing Architecture (AdvancedTCA / ATCA) backplane supports **Full Mesh network topology** with high speed



Network topology among the 14 boards in ATCA backplane  
Up to 40 Gb/s point-to-point serial links



Zone2  
Connector  
for full mesh



# System level design

- Four shelf-system with internal connections
  - Eight boards per shelf, and 32 boards in total
    - Full-mesh communication with use of backplane
    - Inter-crate connections with optic fibers

From  
ROD

~400  
input  
fibers


ROD data  
(raw hits)



To Downstream  
FTK tracking  
boards

~1100  
output  
fibers

FTK eta-phi  
Tower data  
(clusters)



Network topology in 4-shelf system  
Green balls stand for 32 boards





# Prototype available for testing

Block Diagram with Virtex7 FPGA






Photo of the prototype system



# Challenge for Data Formatting - 1 : High speed implementation

- High speed lines are implemented with GTH transceivers implemented in FPGAs
- Measured bit error rate upper limit
  - ATCA backplane channels
    - $BER < 2E-16$  @ 10 Gb/s
  - RTM channels
    - $BER < 5E-16$  @ 10 Gb/s
- The requirement for FTK Data Formatter operation is 6Gb/s for them


The designed and tested speed performance well exceeds the FTK Data Formatting needs




# Challenge for Data Formatting - 2 :

## Routing logic implementation

- An alternative switch architecture with a banyan network
  - Each switch element contains FIFOs for internal data buffering
  - Efficient non blocking switch structure (unlike a simple “crossbar” network switch architecture ) with reasonable resource usage




Example of 16-in & 16-out



2-in 2-out switch element

- Full implementation fits in available resources (~70%)

# Input mezzanine (FTK\_IM)



## Receive data from Silicon RODs

- Up to four links per mezzanine
- Up to 16 links per main board with 4 IMs

## Clustering prior to data formatting

- Reduce data volume without loss of efficiency
- Improve resolution

## Send cluster to Data Formatter FPGA






Photo of the prototype mezzanine card



# Input Mezzanine Card (FTK\_IM)

- FTK Input Mezzanine card design:
  - Four Optical modules drivers for input optical fiber links
    - GTP transceiver channels (3.1 Gb/s @ maximum)
  - Two Spartan-6 FPGAs
    - Two input lanes per FPGA
  - Interface to main board with FMC standards
    - Power distribution
    - Clock sharing
    - JTAG / I<sup>2</sup>C
    - LVDS parallel data bus




- Two decoupled **cluster finder** and **centroid calculator**
  - Major challenge is to maintain manageable process time of cluster finding with the highest target luminosity

# Clustering algorithm

- Map pixel hits in 2D structure of cells in FPGAs so that hit selection can be done two-dimensionally, avoiding too many hit loops

- Define clustering window ( $21 \times 8$ ) w.r.t. the **first hit** (denoted as reference hit)
  - Coordinate is defined relative to the first hits (sliding window technique)
- Load all hits in the window size into logic cells mapped in FPGA
- Select all hits neighboring to the seed / selected hits for the cluster
- Read selected hits as a cluster (to be sent to the centroid calculator)
- Start to build the next clusters with remaining hits





- Blue: First hit as seed for the clustering
- Green: Hits selected in the second clock cycle
- Purple: Hits selected in the third clock cycle
- Light blue: Hits selected in the fourth clock cycle
- Orange: Hits selected in the fifth clock cycle
- Yellow: Hits belonging to a different cluster

- Full implementation fits in available resources ( $\sim 60\%$ )

# User interface for control path

- Control path to boards over Ethernet links
  - DF FPGA will have IP address
    - Can be controlled over Ethernet packet
    - CMS IPbus is used for this access
  - Each board DF FPGA drive the I<sup>2</sup>C bus on the board to control FTK\_IM



# *Methodology for testing*


- Basic board performance tests has been done for design verification
  - First power-on
  - FPGA configuration
  - High speed I/O testing
    - Bit error rate test
    - RX margin analysis
  - Firmware testing in single board bench
- Extensive Interface functionality test
  - ROD – FTK\_IM with SLINK (2Gb/s)
  - FTK\_IM – DF with LVDS parallel bus (6.4Gb/s/card with 200Mb/s/pair)
  - DF – Downstream FTK processor with SLINK (6.4Gb/s)





# Operation demonstration

- Test bench with 6U shelf at CERN for integration testing has been established
- Achievements as of today
  - IPbus / I<sup>2</sup>C user interface implemented in CERN network, used for configuration, monitoring, and debugging
  - Dataflow demonstration with test vector simulated at  $L=3.0E34$  /cm<sup>2</sup>/s
    - Started with minimal setup :
      - One FTK\_IM and one Data Formatter board at 80 kHz L1A rate
      - Four FTK\_IMs and speeding up is on-going
    - 2D clustering for Pixel and 1D clustering for SCT in FTK\_IM
    - Configurable switching data formatting on Data Formatter



# Summary

---

- ATLAS FTK input interface system has been **designed**
    - Clustering and Data Formatting
    - **Full mesh ATCA-based design**  
has been taken as a natural solution
  - **Prototype board** has been manufactured and the basic board performance has been tested extensively
  - Solutions for Data Formatting and Clustering implementation challenges are being tested
    - Full implementation fits available resource in chosen FPGAs
  - **Operation demonstration** is on-going at CERN
  - Next milestones towards **commissioning in 2015 Run2**
    - Demonstration with larger system (full-crate / multi-crate)
    - Preparation for mass production
-

# ***FTK\_IM / DF team members***


---

- Okumura, Y : University of Chicago
  - Liu, T : Fermilab
  - Olsen, J : Fermilab
  - Iizawa, T : Waseda University
  - Mitani, T : Waseda University
  - Korikawa, T : Waseda University
  - Yorita, K : Waseda University
  - Annovi, A : INFN Frascati
  - Beretta, M : INFN Frascati
  - Gatta, M : INFN Frascati
  - Sotiropoulou, C : Aristotle University of Thessaloniki
  - Gkaitatzis, S : Aristotle University of Thessaloniki
  - Kordas, K : Aristotle University of Thessaloniki
  - Kimura, N : Aristotle University of Thessaloniki
  - Cremonesi, M : University of Chicago
  - Yin, H : Fermilab
  - Xu, Z : Peking University
-

# ***Backup materials***

---


# Data Formatter firmware diagram



# Fast Tracker system diagram

Transmitter to FTK

Dual HOLA card



Preparation for FTK tracking

1. Input clustering mezzanine (IM)
2. Data Formatter (DF)
  - Organize SLINK input into 64 overlapping FTK eta-phi towers for parallel processing

Parallel processing  
Tracking Engine

3. AM Board + AM Chip
  - Track finding with 8 layers on Associative Memory (AM) chips
4. AUX card
  - 1st stage fitting with 8 layers
  - Interface to the DF / AM board
5. Second Stage Board (SSB)
  - 2nd stage fitting with 12 layers
  - Global duplication removal

Interface to the FTK ROBs

6. FLIC board