Line Vertex Detector Detector Electronics Detector Electronics (Vertex II) in Synchronic Colored Company and S

Abstract

Synchronization of the electronics is the key issue at LHC with the short bunch crossingperiod the very high trigger rate and the large number of detector channels The Vertex Detector signals from K channels have to be sampled optimally The consistency of the event data fragments from all detector channels must be guaranteed during data flow in the $\rm n$ ont-end and on-detector electronics and the data acquisition system. The ongoing activity in the LHCb Vertex Detector of Line and the necessary synchronization of the necessary synchronization is detec procedure to detect synchronization errors and to recover with a minimum data losses are presented

Introduction

LHCb is a dedicated experiment to study CP violation and other rare phenomena in B-meson decays at LHC $[1]$. Spectrometer consists of a vertex detector at the intersection point (placed in Roman pots tracking system RICH counters with aerogel and gas radiators a large-gap dipole magnet a calorimeter system and a muon system The LHCb detector provides a good acceptance ior both b-naurons in a bb event, a particle ruemuncation capability, a good invariant mass resolution and e
cient lepton hadron and displaced vertex triggers It is planning to reach its physics goal using only events with single interactions. The detector will therefore be operated at a modest luminosity of 2×10^{-2} cm $^{-1}$ s $^{-1}$ for its entire lifetime.

The overall architecture of the LHCb front-end electronics trigger and data acquisition system $\lceil 2 \rceil$ is shown in Figure 1. Detector signals are sampled at 40 MHz and are buffered

Figure 1: LHCb Trigger/DAQ architecture

during the latencies of the Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Leve triggers Triggers use data from specic detectors namely muon calorimeter and pile-up for the

trigger and vertex detector for the Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Le system distributes a common common common clock and a Level-And a Level-And a Level-And a Level-And a Level-An commands to all components. It uses the CERN TTC system $\lceil 3 \rceil$ as a backbone but requires a LHCb specic Readout Supervisor and a Switch Data for accepted events are processed and transferred to the DAQ system Table summarize the main LHCb front-end electronics trigger and data acquisition system parameters

Number of channels	950000
Bunch crossing rate	40 MHz
Fixed Level-0 latency	$4 \mu s$
Level-0 accept rate	1 MHz
Variable Level-1 latency	max 1 ms
Level-1 accept rate	40 kHz
Readout rate	40 MHz
Average event size	100 kB

Table 1: Main LHCb Trigger/DAQ parameters

Event data from roughly one million channels shall ow through the front-end electronics trigger and DAQ systems maintaining synchronization across event fragments from different parts of the experiment The LHCb front-end electronics will be located in a harsh radiation environment and they must be detected and reported and reported and reported and reported and reported and reported and and an error recovery procedure shall be defined.

$\bf{2}$ Vertex Detector Electronics

a total of it is a total of silicon microstrip detectors are placed perpendicular to the beams to the beam of which 17 layers are used as a vertex detector system. Each layer consists of two planes with r and phi strips respectively. These strip configurations are chosen to make an efficient trigger algorithm for the fast track reconstruction. The total number of the detector channels is around 220K. The vertex detector electronics follows the general LHCb architecture described above. The functional diagram is shown in Figure 2

end consistent and processing and processing electronics and processing electronics.

tank Analog rather than binary readout has been chosen since it allows for a better monitoring and control of the radiation damage in the detector -channel front-end chips perform data storage in 160 stages analog pipeline with integrated derandomizing buffer of 16 stages during the Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Level-Lev the derandomizer are multiplexed its by multiplexed transmitted to the o-there is the o-the o-the o-the o-the analogue data mente la mente per mente chip per ante chip per front-species and the mente chip collection of the total species of the tota readout time is the time time slots for the data frame slots for the data framing headers for the data frame o addition to the detector channel data The TTC receiver chip provides the clock Level- accept and reset signals The IC serial bus is used to control and monitor both the front-end and the TTC receiver chips

The o-detector electronics is located at a distance of maximum cable length of m from the detector connected to the front-the pair cables to the front-the front-theory is performed to and α data digitizing α . It is discussed in β , as discussed in α as discussed in α , α , β , β , preprocessing for the Level-Cevel- trigger trigger, indicated attached the company of the storage during Levellatency and transmission to the processing electronics after Level- decision It is implemented

Figure 2: LHCb Vertex Detector Electronics

as channels custom modules Similar to the front-end electronics the TTC receiver chip provides the clock of clock the interface the experiment control the interface the interface to the experiment system on the board performs loading of the necessary parameters registers lookup tables \mathcal{L} for an electronic functioning and monitoring of correct functioning of the electronics errors \mathcal{L} and performance statistics) while the experiment is running.

After Level- decision the event data are transmitted via optical links to the processing electronics in the counting room and based on components and based on components and boards and boar $(e.g. DSPs)$. One DSP processes the data from a number of detector channels. It continuously updates the pedestal and noise for every channel and every event makes common baseline shift corrections excludes noisy channels keeps track of hot and dead channels and monitors the errors The zero-suppressed data are transferred to the DAQ system Table summarize the main vertex detector electronics parameters

Synchronization Tasks and Hardware

end parts of the vertex detector electronics from the vertex and processing processing processing the complete Level- accept Level- decision and reset centrally from the LHCb timing and fast control system via TTC receiver chip with deterministic delivery time However However dierent dierent dierent dierent dieren channels follow different data paths and hence different path delays have to be compensated in order to provide synchronous data arrival to the defined points along the data flow. A number

number of DSPs of DSPs and DSPs and DSPs are proposed by the DSPS and DSPS are propose

Table 2: Main vertex detector electronics parameters

of such points in the vertex detector electronics is specied below

3.1 Sampling synchronization

en into helectronics the sampling from the from the sampling from the front-from the analog pipeline. in has to be synchronized to the peak of the signal The FADCs in the read-out modules may need an adjustment of their clock phases for correct sampling of incoming analog data from the input links

For the front-end electronics the clock phase adjustment is performed using built-in features in TTC receiver chip $(0.1 \text{ ns clock phase adjustment})$. One TTC receiver chip serves the group of front-end chips and therefore the clock phase adjustment can be performed only for a whole group of chips. The correct value of the clock phase is initially set on signal model and later adjusted using test pulses

In the o-detector electronics one TTC receiver chip is included in the read-out module It can be used for a global clock phase adjustment which affects all the FADCs in the module. For individual clock phase adjustment for the group of 4 FADCs (digitizing input analog data from end chip the programmable delay line with α

3.2 Level-0 accept synchronization and event tagging

Upon receiving the Level-Congress signals and analogue pipeline are the analogue pipeline are triggered and the to the derandomizer \mathcal{L} . Level-latency is equal to \mathcal{L} is equal to \mathcal{L} cycles In order to compensate for dierent data paths in the front-end electronics the TTC receiver chip has programmable delay up to clock cycles for the Level- accept signal

At that point the event data are tagged with the event identification. For the vertex detector the event identication chosen is an -bit Level- pipeline address It is transmitted to the odetector electronics from the front-end chip as a pseudo-digital header using two empty time slots between the analog samples on four analog links

3.3 Front-end data synchronization and error detection

In the o-detector electronics analogue data from the input links are continuously digitized The detection of the event data is done by the synchronization logic It uses time arrival prediction and generated pipeline address from the emulator of the front-end chip control logic The synchronization logic compares the pipeline address received from the front-end electronics with one provided by the emulator in order to check the integrity of the data from dierent front-end chips

Upon detecting an error the synchronization logic masks (set to zeroes) event data for the <u>the error the error and is also written in the event data together with the event data</u>

The emulator and the TTC receiver chip provide full event identification information (bunchconstruction and event data in the event data in the event data in the event data in the \mathbf{H} event number is also attached to the data to be sent to the Level- vertex topology trigger

3.4 Level-1 decision synchronization

event and the extra arrival data in the contraction of anti-the position, which can be contracted the contract output of the Level-County to the Level-Million This decision This decision International County of the Levelis delivered by the TTC receiver chip in the same order as the event order in the Level- buer

It contains the acceptregent bits of the event number of the event number of the event number \mathbf{r} to the data by the o-detector electronics synchronization logic There two bits are used for \mathcal{U} synchronization I a case of error against the error age is attached to the use of only two two two two two two \mathcal{A} bits reduces the required TTC bandwidth but still allows for the synchronisation check

accept the events are re-the control of the events are numbered and the control of the number is added to the event data This number is used in the downstream DAQ for the event building

3.5 Error detection and recovery

Synchronization errors are detected at several locations in the vertex detector electronics frontend chip o-detector electronics and corrupted data are agged The error statistics is monitored by the processing electronics collected by the experiment control system and reported to the DAQ system (Figure 3).

Figure 3: Error detection and recovery

In order to recover from errors the global periodical resetting of the electronics has been chosen rather than local re-synchronization since it guarantees the uniform behavior of the whole experiment Possible scenarios include resetting of only the front-end electronics o-detector electronics or both

The resetting frequency is calculated using error detection rate in the electronics The Reset signal is send to all LHCb electronics from the central place via the TTC system andmay be synchronized to the gap in the LHC orbit to reduce event losses

$\overline{4}$ Summary

The vertex detector is a vital part of the LHCb experiment and its electronics must be robust against possible errors unavoidable in the experiment environment Synchronization check and error detection is performed along the data flow and the error recovery procedure is defined. It involves periodical resets based on the observed error rate

The vertex electronics prototypes are under development for both the front-end and the o-detector electronics The -channel o-detector module prototype is shown in Figure The

Figure O-detector electronics prototype

prototype performs input analog data digitizing and synchronization tasks A local data storage on the mode that the mode the model is a standard model in a state of possible application is a readend the front-the front-theory prototype the formula of t

Acknowledgments

In an amplitude for the my LHCb colleagues for the state in preparing the preparing the preparing this contribution of \mathbb{R}^n particular to A Bay and T Christian Section 1, 1999, 1999, 1999, 1999, 1999, 1999, 1999, 1999, 1999, 1999, 199

References

- s also the contract of the con
- J-P Dufey et al The LHCb Trigger and Data Acquisition System th IEEE NPSS real time conference RT Santa Fe NM USA June -
- ist reported at any control stup of the RD-component of the RD-control System and Control Systems for LHC Detectors and LHC Detectors Reported the LHC Detectors Report Report Report Report Report Report 2000.
- Y Ermoline Vertex Detector Electronics Timing and Synchronization Issues LHCb note TRAC - the TRAC -
- H Dijkstra LHCb FE reset scenarios and their consequences LHCb note FE 16 March 2000.
- \mathcal{V} ermoline \mathcal{V} . In the Electronic Sectronics Lectronics Detectronics prototyping Lectronics Lectronics Lectronics Lectronics Lectronics Lectronics Lectronics Lectronics Lectronics Lectro - June