CERN Accelerating science

CMS Note
Report number	CMS-CR-2013-383
Title	The CMS Modular Track Finder Boards, MTF6 and MTF7
Author(s)	Acosta, Darin Edward (Florida U.) ; Brown, George Eric (Florida U.) ; Carnes, Andrew Mathew (Florida U.) ; Carver, Matthew Robert (Florida U.) ; Curry, David Alexander (Florida U.) ; Di Giovanni, Gian Piero (Florida U.) ; Furic, Ivan-Kresimir (Florida U.) ; Kropivnitskaya, Anna (Florida U.) ; Madorsky, Alexander (Florida U.) ; Matveev, Mikhail (Rice U.) ; Padley, Paul (Rice U.) ; Rank, Douglas (Florida U.) ; Reeves, C ; Scurlock, Bobby (Florida U.) ; Wang, S
Publication	2013
Imprint	30 Oct 2013
Number of pages	10
In:	JINST 8 (2013) C12034
In:	Topical Workshop on Electronics for Particle Physics, Perugia, Italy, 23 - 27 Sep 2013, pp.C12034
DOI	10.1088/1748-0221/8/12/C12034
Subject category	Detectors and Experimental Techniques
Accelerator/Facility, Experiment	CERN LHC ; CMS
Abstract	To accommodate the increase in energy and luminosity of the upgraded LHC, the CMS Endcap Muon Level 1 Trigger system has to be significantly modified. To provide the best track reconstruction, the Trigger system must now import all available trigger primitives generated by Cathode Strip Chambers and by other regional subsystems, such as Resistive Plate Chambers. In addition to massive input bandwidth, this also requires a significant increase in logic and memory resources. To satisfy these requirements, a new Sector Processor unit for muon track finding is being designed. This unit follows the micro-TCA standard recently adopted by CMS. It consists of three modules. The Core Logic module houses the large FPGA that contains the processing logic and multi-gigabit serial links for data exchange. The Optical module contains optical receivers and transmitters; it communicates with the Core Logic module via a custom backplane section. The Look-up Table module contains a large amount of low-latency memory that is used to assign the final transverse momentum of the muon candidate tracks. The name of the unit - Modular Track Finder - reflects the modular approach used in the design. Presented here are the details of the hardware design of the prototype unit based on Xilinx's Virtex-6 FPGA family, MTF6, as well as results of the conducted tests. Also presented are plans for the pre-production prototype based on the Virtex-7 FPGA family, MTF7.
Copyright/License	Preprint: (License: CC-BY-4.0)

Corresponding record in: INSPIRE