| LHCb Note | |
| Report number | LHCb-2001-136 |
| Title | Readout Unit-FPGA version for link multipexers, DAQ and VELO trigger |
| Author(s) | Müller, H ; Toledo, J ; Guirao, A ; Bal, F |
| Series | (COMP) |
| Submitted by | [email protected] on 03 Feb 2003 |
| Subject category | Detectors and Experimental Techniques |
| Note type | |
| Accelerator/Facility, Experiment | CERN LHC ; LHCb |
| Abstract | The FPGA-based Readout Unit (RU) was designed as entry stage to the readout networks of the LHCb data acquisition and L1-VELO topology trigger systems. The RU performs subevent building from up to 16 custom S-link inputs towards a commercial readout network via a PCI interface card. For output to custom links, as required in datalink multiplexer applications, an output S-link transmitter interface is alternatively available. Baseline readout networks for the RU are intelligent Gbit-ethernet NIC cards for the DAQ system and SCI shared memory network for the L1-VELO system. Any new protocols, like 10Gbit ethernet or Infiniband may be adopted as far as proper PCI interfaces and Linux device drivers will become available. The two baseline RU modes of operation are: 1.) link-multiplexer with N*Slink to single-Slink 2.) eventbuilder interface with quad Slink-to-PCI network interface. |
| Copyright/License | Preprint: (License: CC-BY-4.0) |
Corresponding record in: Inspire
Registre creat el 2003-12-15, darrera modificació el 2018-06-11
