





# **ATLAS ITk Pixel Detector Overview**

Anna R Petri\* on behalf of ATLAS ITk Pixel collaboration

\* INFN Milano







CCTVal CENTRO CIENTÍFICO TECNOLÓGICO DE VALPARAISO



## Large Hadron Collider (LHC) ATLAS



## **ATLAS Getting Ready!**

The current innermost detection system of ATLAS is the Inner Detector

**Present layout** 

2.1m

6.2m

https://atlas.cern/Discover/Detector

Inner Detector (ID) Max Acceptance  $|\eta| = 2.5$ Pixel Detector: 92 million channels

Semiconductor Tracker: 6 million channels

Transition Radiation Tracker: 350.000 channels

https://atlas.cern/Discover/Detector/Inner-Detector

Barrel semiconductor tracke

Barrel transition radiation tracke

End-cap transition radiation tracker

End-cap semiconductor tracker



ATLASXITK

### Inner Tracker - ITk





- Closest to the interaction point
- At least 9 hits/track
- Occupancy kept < 1% thanks to the higher granularity
- Compost of two parts: ITk Pixel (this talk) with 5 pixel barrels and rings and ITk Strip with 4 strip barrels and strip disks
- Replaceable two innermost layers at half of the lifetime: ITk Pixel Inner System (IS) with Endcaps and Barrels



## ITk Pixel



- The ITk Pixel Detector is made of 9400 modules covering 13m<sup>2</sup>
- Minimized material budget: low mass mechanics and colling and serial powering
- Radiation hardness up to 10<sup>16</sup> n/cm<sup>2</sup>



#### Inner System L0

11

# of modules	396	1160	
Covered area	2.4 m <sup>2</sup>		
Dose for 2k fb <sup>-1</sup>	7.3 MGy		

#### Outer System

	Barrel	Endcap
# of modules	4772	2334
Covered area	6.9 m <sup>2</sup>	3.6 m <sup>2</sup>
Dose for 4k fb <sup>-1</sup>	1.7 MGy	3.5 MGy



### **Front-End ASIC**



#### **ITKPix V2**

- Pixel matrix: 384 rows x 400 columns
- Pixel bump pitch: 50 x 50 µm<sup>2</sup>
- Chip dimension: 20 x 21 mm<sup>2</sup>
- 4 data link per chip at 1.28 Gbps -> read-out with data compression
- Data merging to reduce quantity of cables
- Shunt-LDO regulators integrated to the front end -> constant current for serial powering the modules



Figure 6: Bump bond pad dimensions. Matrix layout on the left and cross section on the right.

- Developed by the RD53 collaboration
- 65nm CMOS technology
- Common ASIC for ATLAS and CMS, with few differences in:
  - ✓ Pixel matrix
  - $\checkmark\,$  Pixel analog front end
- Production design of the ITkPix v2 is part of the framework RD53C
- Prototype: RD53A
- Pre-production: RD53B = ITkPix v1
- Front-end chip is connected to the sensor via bump bonding



Photo done in Milan of a chip ITkPix V1 with Indium bumps

6

## ITk Pixel 3D Sensors ATLAS IT

- Single-side technology: both columns, n-type and p-type, etched from the same side
- 150 µm active substrate
- Sensor thickness 250-270 µm
- Dimension: 20 x 20 mm<sup>2</sup>
- Small pixel cells -> improved radiation hardness

- Bump bonded to a 20 x 20 mm<sup>2</sup> front-end chip: single bare module
  - n+ columns used for read out



Y. Tian, ICHEP2024 (poster)



Indium bump on the

contact of the n+ column

Front-end ASIC wire-bonding pads

Photos done in Milan of a <mark>single bare module</mark> ITkPix v1 (top) and a 3D sensor (bottom)



Location of the p+ column

50  $\mu$ m 100  $\mu$ m  $L_{el}=35 \mu$ m 100  $\mu$ m  $L_{el}=52 \mu$ m L0 barrel

ATL-ITK-PROC-2020-007

## ITk Pixel Planar Sensors ATLAS XI

- Planar sensors used in the Outer System + the outer layer of the Inner System (L1-L4)
  - Simpler production process than 3D
  - Lower cost
- Single-side technology: n-in-p



- 100 or 150 µm active substrate
- Dimension: 40 x 40 mm<sup>2</sup>

Bump bonded to four 20 x 20 mm<sup>2</sup> front-end chips (FE): quad bare module

## bump





Photos done in Milan of a ITkPix quad bare module ITkPix v2

## ITk Pixel Module



The bare module is assembled to a flexible PCB, which provides connection for power, DCS and data:

- Araldite is applied to the back of the PCB.
- Bare (sensor backside) and PCB are joined together, letting the adhesive curing for at least 8h

Different techniques and tools are used according to the module flavour and assembling site.

- Quad:
  - Common tool produced in Gottingen and used by the sites from the US, Italy, France, Germany, the UK (except Oxford)
  - Japan and Oxford designed and produced their own assembly tool
- Triplet: each site developed its own technique and tools



Common Quad module assembly tool . Photo from the Milan setup.

Then, the PCB is connected to the read-out ASIC and to the backside of the sensor via wire bonds.



Wire bond connecting the back of the sensor (inside the red circle) and the PCB, for the sensor bias. Quad V1 from Milan.



A. Rummler, VERTEX2023 (talk)

#### **ITk Pixel Module** module: Quad bare





module + a flexible PCB

QUAD



Photo made in Milan of an ITk Pixel triplet module v2 for Ring 0.5

Photo made in Milan of an ITk Pixel quad module v1

Layer	Module type	Sensor type	Sensor thickness (µm)	Pixel size (µm²)
L0 barrel	Triplet	3D n-in-p	270	25x100
L0 ring	Triplet	3D n-in-p	250	50x50
L1	Quad	Planar n-in-p	100	50x50
L2-4	Quad	Planar n-in-p	150	50x50





## ITk Pixel Module QC

QC aims the early identification of low-quality modules that should not be part of the detector and are done for all modules in different stages

Summary of tests that are part of the QC

- modules XYZ are within envelope requirements
- Visual inspection
- Sensor IV
- Module performance at room and operational temperatures (~ -10°C)
- See digital, analog and time-over-threshold response
- Tune threshold
- Check pixel noise, crosstalk and disconnected bumps



Visual Inspection of an ITkPix v1 module in Milan showing a chipped ASIC border

- The modules are constructed with different materials -> extra stress on the bumps due to the huge temperature gap between assembly (~ +20°C) and the HL-LHC coolant (~ -45°C).
- To verify their capacity to work under these conditions, all modules are thermally cycled before loading, with 100 cycles between -55°C and +60°C (nowadays +40°C)



# ITk Pixel Module (PRE)Production ATLAS

Sensors already in production

PRR of both quad and triplet modules approved with recommendation in November 2024

Module Construction is moving now from pre-production to production











## Serial Powering and Data Transmission ATLAS

Shunt-LDO circuit: chip voltage constant



Optical based data transmission to share up to 6 modules on one single optical link

Chips in a module are connected in parallel, but modules are powered in series with constant current



- Module <-> PP0 (on local support) via Kapton/cooper flexes
- PP0 <-> Optoboard on Twinax cables
- Optoboard performs signal aggregation and electrical-to-optical signal conversion
- Optical signal <-> FELIX





# Material Budget ATLAS / ITk

Apart from the use of less cables, also the cooling was proposed to minimize the overall contribution of services to the budget.

- CO<sub>2</sub> cooling
- thin-walled titanium pipes

Integration test of L2 cooling system on mockup half shelf @Milan





## System Test





Modules glued are to local support, which is mounted in a structure close to the real one, with all services available

- Powering
- Data transmission
- Cooling
- DCS





Check the modules performance in different stages. Bottom: A RD53A FE of a module on an OB local support

- Module construction
- 2. Module Loading local on supports
- After Pigtail Assembly 3.
- Integration 4.



ATL-ITK-PROC-2024-035

## ITkPix Early Tests



Next stage is to load ITkPix modules for system test

So far, these modules have been used for serial powering tests at Lawrence Berkeley National Laboratory (LBNL)



Setup with 8 ITkPix V1 quad modules connected in series. For a certain current, Vin for all chips are the same



## **ITk Pixel Status**



#### Challenges during RD53A/B program

- Gluing highly affected by the operator -> use of a common tool for quad assembly, which reduced also the overall assembly time
- Delamination -> improve of hybridization technique
- Contamination of flex WB pads→ visual inspection of those during flex reception QC
- Parylene on data and power connectors -> minimized by use of common tooling
- ASIC chipping during dicing -> extra metal free area + better dicing technique

#### Path to completion

- Sensors and ASIC in production
- Modules: just passed Production Readiness Review (PRR)
  - Moving to production once production PCBs are delivered
- Hybridization: 2 out of 4 vendors in production
- Most of the other areas with PRR coming soon

**ITk Pixel Detector Completion in 2027** 

### Summary



- The ITk Pixel detector has been designed to replace the Inner Detector of ATLAS for operating in the hasher environment of the high luminosity era of the LHC:
  - Higher granularity
  - Better radiation hardness
  - Higher acceptance
- Most of the activities are in pre-production, getting ready to the Production Readiness Review
- In production
  - Sensors
  - ASIC
  - Outer System local supports
  - 2 hybridization vendors (out of 4)
  - Modules: soon, missing production PCBs
- ITkPix modules are needed in many areas for validation, system tests and demonstrators.



## Thank you