

08 August 2024 (v2, 21 August 2024)

Electronics design and testing of the CMS Fast Beam Condition Monitor for HL-LHC

Konstantin Shibin for the CMS Collaboration

Abstract

The high-luminosity upgrade of the LHC (HL-LHC) brings unprecedented requirements for precision bunch-by-bunch luminosity measurement and beam-induced background monitoring in real time. A key component of the CMS Beam Radiation Instrumentation and Luminosity detector system is a stand-alone luminometer, the Fast Beam Condition Monitor (FBCM), which is able to operate independently at all times with a triggerless asynchronous readout. FBCM utilizes a dedicated frontend ASIC to amplify the signals from CO2-cooled silicon-pad sensors with 1 ns timing resolution. Front-end (FE) electronics are subject to high-radiation conditions, thus all components are radiation hardened: sensors, ASICs, transceivers, etc. The FBCM ASIC contains 6 channels, each outputting a high-speed binary signal carrying the time-of-arrival and time-over-threshold information. This signal is sent via a gigabit optical link to the back-end electronics for analysis. A dedicated test system is designed for the FBCM FE electronics with a modular setup for all testing needs of the project from initial ASIC validation test to system-level testing with the full read-out chain. The paper reports on the design, read-out architecture, and testing program for the FBCM electronics.

Presented at *TIPP2023 6th International conference on Technology and Instrumentation in Particle Physics*

Electronics design and testing of the CMS Fast Beam Condition Monitor for HL-LHC

K. Shibin,^{$m,*$} G. Auzinger,^{a} H. Bakhshiansohi, h A. Dabrowski, a A. Dierlamm, i M. **Dragicevic,** f **A. Gholami,** h **G. Gomez,** g **M. Guthoff,** c **M. Haranko,** a **A. Homna,** a **M. Jenihhin, J. Kaplon, O. Karacheban,**, **B. Korcsmáros, A. Lokhovitskiy, R. Loos, S. Mallows, J. Michel, V. Myronenko, G. Pásztor, J. Schwandt, M. Sedghi,**^h A. Shevelev,^{*j*} G. Steinbrueck,^e D. Stickland^{*j*} and G.J. Wegrzyn^a

University of Canterbury, Christchurch, New Zealand

Tallinn University of Technology, Tallinn, Estonia

E-mail: konstantin.shibin@taltech.ee

The high-luminosity upgrade of the LHC (HL-LHC) brings unprecedented requirements for precision bunch-by-bunch luminosity measurement and beam-induced background monitoring in real time. A key component of the CMS Beam Radiation Instrumentation and Luminosity detector system is a stand-alone luminometer, the Fast Beam Condition Monitor (FBCM), which is able to operate independently at all times with a triggerless asynchronous readout. FBCM utilizes a dedicated front-end ASIC to amplify the signals from CO₂-cooled silicon-pad sensors with 1 ns timing resolution. Front-end (FE) electronics are subject to high-radiation conditions, thus all components are radiation hardened: sensors, ASICs, transceivers, etc. The FBCM ASIC contains 6 channels, each outputting a high-speed binary signal carrying the time-of-arrival and time-overthreshold information. This signal is sent via a gigabit optical link to the back-end electronics for analysis. A dedicated test system is designed for the FBCM FE electronics with a modular setup for all testing needs of the project from initial ASIC validation test to system-level testing with the full read-out chain. The paper reports on the design, read-out architecture, and testing program for the FBCM electronics.

6th International Conference on Technology and Instrumentation in Particle Physics (TIPP2023) 4 - 8 Sep 2023

Cape Town, Western Cape, South Africa

CERN, European Organization for Nuclear Research, Geneva, Switzerland

University of Debrecen, Debrecen, Hungary

Deutsches Elektronen-Synchrotron, Hamburg, Germany

ELTE Eötvös Loránd University, Budapest, Hungary

University of Hamburg, Hamburg, Germany

HEPHY, Wienna, Austria

Instituto de Física de Cantabria (IFCA), CSIC-Universidad de Cantabria, Santander, Spain

ℎ *Isfahan University of Technology, Isfahan, Iran*

Karlsruher Institut fuer Technologie, Karlsruhe, Germany

Princeton University, Princeton, NJ, USA

Rutgers, The State University of New Jersey, Piscataway, NJ, USA

[∗]Speaker

 \odot Copyright owned by the author(s) under the terms of the Creative Common Attribution-NonCommercial-NoDerivatives 4.0 International License (CC BY-NC-ND 4.0). <https://pos.sissa.it/>

1. Fast Beam Condition Monitor

Fast Beam Condition Monitor (FBCM) is the next dedicated luminometer being constructed by the Beam Radiation, Instrumentation and Luminosity (BRIL) project of the CMS experiment [1, 2]. The primary role of the FBCM system is an accurate luminosity measurement in real time and the monitoring of beam-induced background enabled by its 1 ns time resolution. To meet the requirements to achieve a final uncertainty on the integrated luminosity of better than 1% for the best physics exploitation of the CMS data, the FBCM sensors should have a particular area and distance to the beamline, balancing occupancy, double-hit probability, and acceptance as these determine the linearity of the measurement and its statistical power. A good compromise between the area and the position of the sensor in the experiment is provided by 1.7×1.7 mm² silicon pad sensors installed at a radius of around 14.5 cm [2]. The radiation environment in this position is rather harsh, and the detector modules should withstand up to 200 Mrad of total ionizing dose and particle fluence up to 2.5×10^{15} cm⁻² 1 MeV neutron equivalent.

At the core of the FBCM luminometer is the FBCM23 ASIC [3], which is implemented in CMOS 65 nm process and is designed to withstand the radiation at the installation location. The FBCM23 ASIC comprises 6 channels of the fast front-end amplifier working in transimpedance configuration, booster amplifier, and leading edge discriminator. The complete processing chain provides an overall shaping function equivalent to a CR-RC³ filter.

FBCM23 ASIC has separate digital and analog power rails powered at 1.2 V, consuming around 28 mA and 32 mA respectively at nominal settings. The slow-control communication with FBCM23 ASIC is organized via an I2C bus. In addition, an analog multiplexer output of the ASIC can be used during validation to evaluate internal analog signals. The internal control registers and bus logic are protected against radiation-induced single-event upsets using triple modular redundancy.

2. Readout architecture

The binary architecture employed in the FBCM23 ASIC provides simplification of the offdetector electronics and allows for direct interfacing to the *low-power gigabit transceiver* [4] (lpGBT) chip, which is the core of the CERN-standard radiation hardened digital transmission system. The general read-out architecture of FBCM is shown in Figure 1 and described in more detail in Ref. [2]. FBCM is built using four identical half-disks, each containing four identical *service quadrants* which are independent from each other. Each service quadrant contains three

Figure 1: FBCM readout architecture (one service quadrant).

identical FE modules, each comprises one FBCM23 ASIC and six sensors. Each of the ASIC's six channels has an input connected to a CO_2 -cooled silicon-pad sensor and a differential scalable lowvoltage signal output for direct interfacing to the lpGBT transceiver. The input signal is compared to the selectable threshold level and then converted to a binary output signal. The operation of the FBCM ASIC is asynchronous with respect to LHC clock and triggerless. ASIC output provides a rectangular pulse corresponding to the processed analog signal received from the silicon-pad sensors. The time-of-arrival (ToA) and the time-over-threshold (ToT) parameters are later extracted in the back-end electronics for each particle which generated a signal in the sensors. ToA is the timing relationship between the LHC clock and the sensor signal crossing the user-defined threshold. ToA is aggregated in the histogram for per-bunch-crossing luminosity and background measurement. ToT is used for the sensor stability and performance monitoring over long time.

Because of the limited number of channels on the detector module (6), it is possible to read each single FBCM23 ASIC channel output by the lpGBT input, which is capable of sampling the data with 0.78 ns time bin resolution. Encoded gigabit data from lpGBT is then sent to the back end over an optical link via the *versatile link plus transceivers* [5] (VTRx+). Finally, the data is decoded and analysed in the back-end FPGA-based *Apollo* board developed following the ATCA specifications [6]. A specialized firmware measures the timing characteristics of the incoming signal and aggregates them into histograms with a bin corresponding to each bunch crossing identifier in the LHC orbit and the data integrated over a time period, called lumi word, of about 1 second.

3. Test system

As a new design, FBCM23 ASIC requires validation and qualification of its characteristics in different conditions. Initially, basic functionality of the ASIC needs to be evaluated, like I2C communication, digital-to-analog conversion, strobe pulse input and binary signal outputs. At later stages, the ASIC needs to be tested in the laboratory with a radioactive source or in a beam line together with the silicon-pad sensors and the full read-out chain.

For the qualification and validation and all other testing stages of FBCM23 ASIC, we have designed and built a custom test system. Its purpose is to carry an ASIC and sensors, provide con-

Figure 2: Test system schematic. **Figure 3:** Test system render.

venient connection options to all relevant signals, provide power, and measure current consumption on the ASIC power rails.

The block diagram of the test system is shown in Figure 2, and a rendering is shown in Figure 3. It consists of an ASIC carrier board (green PCB), various interface mezzanine boards (blue PCB), and an aluminum nitride (AlN) sensor plate (white, under sensors).

The PCBs are manufactured using standard process, with most off-the-shelf components mounted using automated manufacturing equipment. Afterwards, the ASIC is glued and wirebonded to the ASIC carrier board. Similarly, silicon-pad sensors are attached to the AlN sensor plate for better cooling contact and then wire-bonded to the pitch adapter area of the ASIC carrier board.

3.1 ASIC carrier board

The ASIC carrier board is a 4-layer 85×53mm PCB. Its main purpose is to host the FBCM23 ASIC and to provide all the necessary connections to it. The main functional parts of the carrier board are as follow. **The ASIC bonding footprint**is the location where the ASIC can be bonded with minimal angle between the bonding wire and the bonding pad longitudinal axis (see Figure 4). **The ASIC power supply** requires decoupling and is monitored by a current consumption measurement of the digital and analog 1.2V power rails using shunt resistors and specialized amplifiers. **The high voltage supply** includes input via LEMO 00-series connector and an RC-filter. **The pitch adapter is next to the sensor cut-out** which can host two types of silicon-pad sensors (see Figure 5). **The interface mezzanine connector** (see Section 3.2) provides flexibility for use in various environments (see Section 3.2). **The I2C bus voltage translator** enables communication between ASIC I2C slave interface at 1.2V supply voltage and external I2C master at 3.3V supply voltage. **The ASIC AMUX output** is buffered by an operational amplifier. Finally, **wire headers** provide connections for signals like I2C, ASIC reset, GND and power.

Figure 4: FBCM23 ASIC bonding scheme. **Figure 5:** Sensor options matching the FBCM23 ASIC.

3.2 Interface mezzanine boards

During the FBCM ASIC testing campaign, several options are required for interfacing to the external measurement and read-out equipment. For this purpose, the test system includes replaceable interface mezzanine cards with different connectors. This also allows new interfacing options in the future without changing the ASIC carrier board. Initially, the mezzanine board types are: **SMA** break-out of all fast signals, **miniDP** for interfacing to KSU FMC board [7] (shown in blue in Figure 3), and "electrical link" for interfacing to the adapted CMS Inner Tracker portcard [8] with lpGBT transceiver [4].

4. Test plan

The test system is developed to support all testing needs throughout the project lifetime from initial ASIC tests to full read-out chain setup.

The ASIC validation and qualification is initially done separately from the other parts of the system. This involves the measurement of the current consumption and monitoring of the binary and analog signals using an oscilloscope and other measurement equipment via the SMA mezzanine board. The input signal for the FBCM ASIC is emulated using a calibration strobe from a lab signal generator, while capacitors at the ASIC inputs are used for noise measurement. The system is powered from a lab power supply, and the I2C control of the FBCM ASIC is implemented using a PC and a development board.

For the **initial read-out test**, it is planned to use a galvanic interface with a miniDP mezzanine board for connecting the FBCM ASIC outputs to an FC7 FPGA-based back-end board [9]. This avoids extra complexity in the read-out chain and validates the reception and processing of FBCM output signals in the back-end part of the system. The input signal for the FBCM ASIC will be generated in the laboratory by charged particles from a radioactive source passing through the silicon pad sensors. There is also an option to inject a known charge directly to the ASIC input, called a calibration strobe.

Finally, **the full read-out chain test** targets the validation of the full system used in the final application, where all other parts of the system are also added. Most importantly, lpGBT and VTRx+ transceivers are used to send the signals via an optical link from the FBCM to the back-end FPGA-based board. The firmware will decode the data and analyse ToA/ToT parameters to build respective histograms. In addition, powering via DC-DC bPOL12V module [10] will be added, as well as the I2C control of the FBCM ASIC and the calibration strobe generation via the lpGBT downstream channels. This configuration will be used in the planned validation of the system with a test beam.

5. Summary

The Fast Beam Condition Monitor is a dedicated luminosity and beam-induced background monitor based on silicon-pad sensors with a fast front-end designed for the Phase-2 upgrade of the CMS detector. The FBCM23, a dedicated CMOS 65 nm radiation tolerant read-out ASIC connected to six silicon-pad sensors is installed in the front-end module of the FBCM system. The ASIC discriminates the signals from the sensors and sends resulting high-speed binary signals via a

gigabit optical link to an FPGA-based back-end processing board. The specialized firmware inside the FPGA analyses the signal timing properties (time-of-arrival and time-over-threshold) and builds respective histograms, which enable bunch-by-bunch precision luminosity measurements in real time.

For testing purposes, a specialized system was designed and built to cover validation, qualification and testing needs of the FBCM system throughout all project stages, starting from initial ASIC tests to final full read-out chain system-level tests.

Acknowledgments

We acknowledge the support by the following institutes and funding agencies: CERN; the national research projects RVTT3 "CERN Science Consortium of Estonia", CoE TK202 "Foundations of the Universe" and PUT PRG1467 "CRASHLESS" (Estonia); Helmholtz-Gemeinschaft Deutscher Forschungszentren (HGF) (Germany); National Research, Development and Innovation Office (NKFIH), including contract numbers K 143460 and TKP2021-NKTA-64 (Hungary); the US CMS operations program, the US National Science Foundation (NSF), and the US Department of Energy (DOE) (USA).

References

- [1] G. Auzinger et al., *The CMS Fast Beam Condition Monitor for HL-LHC*, *[IPRD23 conference](https://doi.org/doi:10.1088/1748-0221/19/03/C03048) [proceedings](https://doi.org/doi:10.1088/1748-0221/19/03/C03048)* (2024) .
- [2] CMS, *The Phase-2 Upgrade of the CMS Beam Radiation Instrumentation and Luminosity Detectors*, Tech. Rep. [CERN-LHCC-2021-008, CMS-TDR-023,](https://cds.cern.ch/record/2759074) CERN, Geneva (2021).
- [3] J. Kaplon et al., *The optimization, design and performance of the FBCM23 ASIC for the upgraded CMS beam monitoring system*, *[TWEPP2023 conference proceedings](https://doi.org/doi:10.48550/arXiv.2312.02834)* (2023) .
- [4] S. Biereigel et al., *The lpGBT PLL and CDR Architecture, Performance and SEE Robustness*, *PoS* **[TWEPP2019](https://doi.org/10.22323/1.370.0034)** (2020) 034.
- [5] C. Soós et al., *Versatile Link PLUS transceiver development*, *JINST* **12** [\(2017\) C03068.](https://doi.org/10.1088/1748-0221/12/03/C03068)
- [6] E. S. Hazen et al. , *The Apollo ATCA platform*, *PoS* **[TWEPP2019](https://doi.org/doi:10.22323/1.370.0120)** (2020) 120.
- [7] R. Taylor, *KSU-FMC Adapter Manual for Hardware version 1.04* (2021).
- [8] S. Orfanelli on behalf of the CMS Collaboration, *The CMS Inner Tracker electronics system development*, *JINST* **17** [\(2022\) C08003.](https://doi.org/10.1088/1748-0221/17/08/C08003)
- [9] M. Pesaresi et al., *The FC7 AMC for generic DAQ & control applications in CMS*, *[Journal of](https://doi.org/10.1088/1748-0221/10/03/C03036) [Instrumentation](https://doi.org/10.1088/1748-0221/10/03/C03036)* **10** (2015) C03036.
- [10] F. Faccio et al., *The bPOL12V DCDC converter for HL-LHC trackers: towards production readiness*, *PoS* **370** [\(2020\) 070.](https://doi.org/10.22323/1.370.0070)