# **PAPER • OPEN ACCESS**

Test and performance of the CMS ECAL barrel data conversion and digital processing ASIC for HL-LHC

To cite this article: C. Borca on behalf of the CMS collaboration 2024 JINST 19 C03024

View the **[article online](https://doi.org/10.1088/1748-0221/19/03/C03024)** for updates and enhancements.



# You may also like

Xie

- Attention-quided graph structure learning [network for EEG-enabled auditory](/article/10.1088/1741-2552/ad4f1a) attention detectio Xianzhang Zeng, Siqi Cai and Longhan
- [Synthesis, Spectroscopic Characterization](/article/10.1149/2.0391414jes) [and pH Dependent Electrochemical Fate](/article/10.1149/2.0391414jes) [of Two Non-Ionic Surfactants](/article/10.1149/2.0391414jes) Azeema Munir, Imdad Ullah, Afzal Shah et al. -
- [Co-Electrolysis of Steam and Carbon](/article/10.1149/2.076208jes) Dioxide in Solid Oxide Ce Sune Dalgaard Ebbesen, Ruth Knibbe and Mogens Mogensen -



This content was downloaded from IP address 128.141.192.122 on 22/11/2024 at 16:01



Received: *November 20, 2023* Accepted: *December 4, 2023* Published: *March 12, 2024*

16<sup>TH</sup> TOPICAL SEMINAR ON INNOVATIVE PARTICLE AND RADIATION DETECTORS Siena, Italy 25–29 September 2023

# **Test and performance of the CMS ECAL barrel data conversion and digital processing ASIC for HL-LHC**

## **C. Borc[a](https://orcid.org/0009-0009-2769-5950) on behalf of the CMS collaboration**

*INFN, Sezione di Torino, Via Pietro Giuria 1, 10125 Torino, Italy Physics Department, Università degli Studi di Torino, Via Pietro Giuria 1, 10125 Torino, Italy*

*E-mail:* [cecilia.borca@cern.ch](mailto:cecilia.borca@cern.ch)

Abstract: In preparation for the high luminosity upgrade of the Large Hadron Collider, a new data conversion and digital processing ASIC, called LiTE-DTU, was designed. Implemented in a 65 nm CMOS technology, the LiTE-DTU features two 12-bit 160 MS  $s^{-1}$  successive approximation register time-interleaved ADCs, a data processing unit and enables efficient data transmission at 1.28 Gbps. The LiTE-DTU has undergone extensive testing in both laboratory and beam tests, demonstrating excellent performance in the pre-production version, showing the production readiness of the design. The results of this comprehensive series of tests will be presented.

Keywords: Data acquisition circuits; Digital electronic circuits; Front-end electronics for detector readout; Calorimeters

# **Contents**



**4 Conclusion [6](#page-7-0)**

# <span id="page-2-0"></span>**1 Overview of the HL-LHC upgrade of the ECAL barrel**

The Compact Muon Solenoid (CMS) [\[1\]](#page-7-1) is a general purpose detector designed to investigate a broad spectrum of fundamental physics phenomena at the Large Hadron Collider (LHC). An essential element of the CMS is its electromagnetic calorimeter (ECAL), a precision detector that measures the energy of photons and electrons with high accuracy. It is composed of 75,848 lead tungstate scintillating crystals, organized into a central barrel section (EB) and two endcaps (EEs). Specifically, the focus of this discussion will be on the EB, which consists of 61,200 crystals organized into 2,448 readout units. These units feature 5×5 arrays of crystals, each crystal read by a pair of avalanche photo-diodes (APDs).

The forthcoming transition of the LHC to the High-Luminosity LHC (HL-LHC) [\[2\]](#page-7-2), scheduled to commence collisions in 2029, will amplify the luminosity by a factor of 5, reaching approximately  $5 \times 10^{-34}$  cm<sup>-2</sup> s<sup>-1</sup>. Consequently, there will be an increase in the number of proton-proton interactions per bunch crossing (pile-up), rising from 60 to 200, creating a more challenging radiation environment.

Regarding the EB specifically, the consequences will be twofold. Firstly, concerning the degradation caused by the radiation damage of APDs and crystals, which will not be replaced. Indeed, in the former the leakage current will increase with ageing, the latter instead will loose transparency. Secondly, the elevated pile-up will pose challenges in distinguishing authentic scintillation signals from spikes, aberrant signals resulting from direct ionization of APDs, particularly prevalent at higher energies. These two kinds of signals differ only by a slightly different time development. For these reasons, mitigation strategies and a significant upgrade of the ECAL are necessary [\[3\]](#page-7-3). In the EEs the radiation damage is unsustainable and a newly designed detector, the High-Granularity Calorimeter (HGCAL), will be installed in replacement. To minimize the radiation-induced damage to the APDs, the operating temperature will be lowered from 18° to 9° and the old crystals will stay in place since their radiation damage is relatively limited. To address pileup challenges and to allow an effective spike discrimination, a new and faster front-end electronics has been developed. Further elaboration on this will be provided in detail in section [2.](#page-3-0)

Furthermore, in the upgraded CMS the trigger requirements will be different and more demanding: the latency of Level-1 trigger is set to rise from approximately 4 µs to 12.5 µs accompanied by an increase in the rate to 750 kHz, compared to the current 150 kHz. This transition is one of the main motivating factors for a complete redesign of the readout chain, front-end and back-end. Therefore, a new and more powerful back-end board, the Barrel Calorimeter Processor (BCP) [\[4\]](#page-7-4), was also designed for this purpose. A trigger-less front-end approach was adopted, completely moving the

trigger primitive generation off-detector, where the BCP will be able to handle the information for individual crystals, in contrast to the existing granularity of a single 5×5 unit.

# <span id="page-3-0"></span>**2 The new front-end and the LiTE-DTU ASIC**

The geometry of the front-end electronics will remain unchanged from the current configuration. This setup, illustrated in figure [1,](#page-3-1) consists of five very-front-end (VFE) boards, each equipped with 5 channels, and a low voltage regulator. These boards are connected to a motherboard on the crystal side. On the other end, they interface with the front-end (FE) board, where 4 low-power gigabit transceiver (lpGBT) ASICs [\[5\]](#page-7-5) gather data from the 25 channels, serialize it at 10 Gbit s<sup>-1</sup> and transmit it off-detector using the versatile link plus (VTRx+) optical transceiver  $[6]$ .

<span id="page-3-1"></span>

**Figure 1.** The upgraded readout unit of the ECAL barrel.

The new VFE cards will feature two new ASICs: one designed to amplify signals from the APDs, and a second tasked with analog-to-digital conversion, data serialization and transmission, incorporating minimal digital processing. Their position in a scheme focusing on the single channel can be seen in figure [2.](#page-3-2)

<span id="page-3-2"></span>

**Figure 2.** The upgraded readout of the ECAL barrel for HL-LHC focusing on a single channel.

The first component, the calorimeter trans-impedance amplifier (CATIA) [\[7\]](#page-7-7) is a trans-impedance amplifier built with a 35 MHz bandwidth in a 130 nm CMOS process. Its design is focused on maintaining the distinctive features, particularly the faster rising time and shorter duration, that differentiate actual scintillation signals from APD spikes. Employing a regulated cascode input stage, it is followed by two voltage amplification stages operating in parallel, providing a gain of 1 and 10, respectively. This configuration ensures optimal energy reconstruction for signals ranging from 50 MeV up to 2 TeV. Its radiation hardness has been tested for doses up to 10 Mrad.

The second ASIC, named Lisbon-Turin ECAL data transmission unit (LiTE-DTU) [\[8\]](#page-7-8), incorporates two 12-bit analog-to-digital converters (ADCs) operating at 160 MS s<sup>-1</sup> to digitize signals from the two CATIA output stages. These two ADCs consist of identical custom IP cores designed by the Portuguese company Adesto (now Renesas). They employ a successive approximation register (SAR) architecture with time interleaving, which means that each ADC comprises two cores working together at  $80 \text{ MS s}^{-1}$  with a phase difference of 180°.

The samples from the two ADCs undergo a sequence of digital processing steps, beginning with the digital subtraction of a configurable baseline value. Following this step, a look-ahead algorithm allows the selection of the highest non-saturated sample as part of the gain selection mechanism. This approach enables the acquisition of a sample window of configurable length from the low gain ADC around a saturated sample when the highest gain is saturated. This strategy ensures the selection of the optimal sample and the entire pulse shape to which it belongs. An additional bit is appended to the sample to indicate the chosen gain.

The data rate of raw output from the LiTE-DTU, following the sample selection logic, stands at 2.08 Gbps, whereas the available bandwidth towards the lpGBT is limited to 1.28 Gbps. Consequently, data compression becomes necessary. The devised compression algorithm is a simplified version of Huffman encoding [\[9\]](#page-7-9), exploiting the statistical properties of the expected signals. In fact, given that the majority of signals will fall within the CATIA baseline, samples (in gain 10) that can be represented in less than 6 bits are truncated to 6-bit samples without losing information. Essentially, this involves eliminating most significant bits that are 0. This compression technique reduces the bandwidth to 1.08 Gbps, fitting the specified requirements.

The compressed data, organized into 32-bit data words, is subsequently placed in a 16-cell output FIFO. This FIFO is essential to counterbalance data rate fluctuations caused by the compression algorithm. The data words are then serialized at a rate of 1.28 Gbps. At intervals of every 50 words, a frame delimiter word is transmitted, serving as a checkpoint for data integrity. This delimiter word includes the cyclic redundancy check, the number of samples, and a frame word counter.

A phase-locked loop (PLL) circuit, taken from the lpGBT design, generates the 1.28 GHz clock required by the ADCs and serializer, starting from the primary 160 MHz clock via clock multiplication.

The LiTE-DTU operation is controlled by a series of fast commands transmitted through a 160 Mbps serial link. These commands include resets for the single blocks, calibration commands and synchronisation commands. Additionally, the LiTE-DTU can be programmed through an  $1<sup>2</sup>C$  interface (slow control), facilitating the configuration of various operational parameters.

A detailed overview of the performance and tests conducted on the LiTE-DTU will be given in the section [3.](#page-5-0)

## <span id="page-5-0"></span>**3 LiTE-DTU performance: on-bench tests, radiation tolerance and system tests**

To validate its performance, the LiTE-DTU underwent thorough testing, both standalone in a dedicated laboratory setting and under beam conditions, assessing its radiation tolerance. Furthermore, it was integrated into the new VFE cards for system tests and beam tests.

The on-bench test setup, arranged in the laboratories of the physics institute of Torino, comprises a custom test board designed to accommodate the device under test, with an external signal generator supplying input stimuli and clock. The transmission of fast and slow controls, as well as the data acquisition, is managed by an FPGA (Xilinx Kintex UltraScale KU040 Development Board), which communicates with the computer through a UDP-based Ethernet link. A Python-based custom test interface enables the initiation of a complete automated sequence or the execution of individual scripts for debugging purposes. Two types of test boards are employed: the first is utilized for assessing the performance of the ASIC embedded ADCs, with the package directly soldered onto the PCB. In contrast, the second board is equipped with a zero insertion force (ZIF) socket, that allows automated testing to validate a large number of devices.

To evaluate the performance of the ADCs, the effective number of bits (ENOB) was assessed using the standard methodology outlined in the literature [\[10\]](#page-7-10). High purity sine waves were injected into the input line at various frequencies, as illustrated in figure [3.](#page-5-1) An ENOB of 9.4 was measured at an input frequency of 50 MHz for both ADCs. This value, achieved using the internal PLL clock, is slightly below the design target of 10.2. Further measurements employing an external clock source and yielding an ENOB of 10.2 suggest that this degradation is attributed to the jitter in the PLL clock. Even if the overall performance of the LiTE-DTU already fits the system requirements, efforts have been made to improve the PLL clock jitter for the new and final version of the ASIC.

<span id="page-5-1"></span>

**Figure 3.** On the left the effective number of bits (ENOB) evaluated for the two ADCs with internal and external clock. On the right an example fast Fourier transform of the digitized signal with a 20 MHz input sine wave and internal clock used in the procedure to calculate it. The enhancement in the ENOB observed at 40 MHz is attributed to the alignment of the main harmonic of the signal and the spurious harmonics caused by the time-interleaved architecture.

In early 2022, the 600 dies pre-production batch of the ASIC (LiTE-DTU v2.0) underwent comprehensive testing in the laboratory, employing an automated test procedure. This procedure consisted of a supply current check, PLL lock scan, bit and data alignment, ADCs calibration and validation using ENOB measurements. Additionally, in the test sequence test-pulse injection for both

gain  $\times$ 1 and gain  $\times$ 10 inputs was included to verify the correct encoding of the data and the gain selection mechanism. The batch, utilizing conservative rejection-acceptance criteria, achieved a yield of almost 97%. An improved version of the same test software has been provided to the company responsible for mass-production testing. The verification engineers at the company are currently using it for preliminary testing, and the integration with their system is well underway.

Specific tests were also conducted to evaluate the LiTE-DTU tolerance to total ionizing dose (TID) at the INFN Padova X-ray irradiation facility using 10 keV X-rays. A cumulative dose of 50 kGy, approximately 2.5 times higher than the expected dose at the end of HL-LHC operation, was delivered. No variations were observed in the performance after the irradiation.

The LiTE-DTU was also tested for robustness against single-event upsets (SEU) at the Louvainla-Neuve Cyclotron Resource Centre (CRC) Heavy Ion Facility (HIF) and at the Laboratori Nazionali di Legnaro SIRAD irradiation facility. Various heavy ions with a linear energy transfer (LET) ranging from 6.37 to 38.6 MeV cm<sup>-2</sup> mg<sup>-1</sup> were utilized. The occurrence of bit flips was consistently monitored in both the  $I<sup>2</sup>C$  registers of all devices and in the data path, where the input was deliberately set to a known value. The experimental data, reported in figure [4,](#page-6-0) were utilized to estimate the SEU cross section for protons through the application of a Weibull function fit as described in [\[11\]](#page-7-11). The extrapolated cross section is approximately  $6.8 \times 10^{-18}$  cm<sup>2</sup> bit<sup>-1</sup> for the I<sup>2</sup>C registers and  $9.4 \times 10^{-13}$  cm<sup>2</sup> chip<sup>-1</sup> for the data path. Notably, the ADC data registers are not SEU-protected, as they are considered less critical. This translates into approximately 6  $1<sup>2</sup>C$  errors and 600 data errors per hour for the entire EB. This is a completely acceptable performance for the conditions in the HL-LHC.

<span id="page-6-0"></span>![](_page_6_Figure_4.jpeg)

**Figure 4.** On the left and on the right, respectively, the SEU cross section as function of the LET for the  $I<sup>2</sup>C$ interface and for the data path. The points marked with an upper limit did not exhibit any SEU during the irradiation period.

Finally, a portion of the pre-production dies, whose performance was verified in the laboratory before installation, were employed to equip 250 channels of a spare ECAL module for extensive integration tests and beam testing. Two beam test campaigns were conducted at CERN H4 facility in November 2022 and July 2023, utilizing electron beams ranging from 20 to 300 GeV. These campaigns confirmed that the ASIC, when integrated into the system, behaves as expected and delivers adequate performance in terms of stability, time and energy resolution.

## <span id="page-7-0"></span>**4 Conclusion**

To meet the demanding conditions foreseen for the HL-LHC, a complete redesign of the ECAL barrel readout is required. In this context, two ASICs have been developed for the new front-end electronics: a faster trans-impedance amplifier, the CATIA, and a new data conversion and digital processing ASIC, the LiTE-DTU. The operation of these two ASICs, combined with the new back-end, ensures that the specified requirements are fulfilled. This includes maintaining energy resolution comparable to the current system, achieving a time resolution of less than 30 ps for electrons and photons above 50 GeV, and effectively discriminating spikes, anomalous signals resulting from APD direct ionization.

The LiTE-DTU ASIC, an essential component for this upgrade, will handle the 12-bit 160 MS s<sup>−1</sup> analog-to-digital conversion of the two CATIA outputs, along with gain selection, data compression, and 1.28 Gbps serialization. Designed to be radiation-tolerant, the ASIC underwent extensive testing, both in laboratory settings and when integrated into the readout chain for system tests and beam tests. The test results indicate that the ASIC performance fits entirely the EB upgrade requirements. Radiation tests, which yielded successful outcomes, were conducted to validate the radiation tolerance of the ASIC. The final iteration of the ASIC, LiTE-DTU v3, was submitted for the final production run of approximately 85000 chips in March 2023. A comprehensive fully automated test procedure has been developed and successfully integrated into the final industrial test system, which is currently in an advanced stage of development.

#### **References**

- <span id="page-7-1"></span>[1] CMS collaboration, *The CMS Experiment at the CERN LHC*, 2008 *JINST* **3** [S08004.](https://doi.org/10.1088/1748-0221/3/08/S08004)
- <span id="page-7-2"></span>[2] I. Zurbano Fernandez et al., *High-Luminosity Large Hadron Collider (HL-LHC): Technical design report*, [CERN-2020-010](https://doi.org/10.23731/CYRM-2020-0010) (2020).
- <span id="page-7-3"></span>[3] CMS collaboration, *The Phase-2 Upgrade of the CMS Barrel Calorimeters*, [CERN-LHCC-2017-011](http://cds.cern.ch/record/2283187) (2017).
- <span id="page-7-4"></span>[4] CMS collaboration, *The CMS Barrel Calorimeter Processor demonstrator (BCPv1) board evaluation*, 2022 *JINST* **17** [C08005.](https://doi.org/10.1088/1748-0221/17/08/C08005)
- <span id="page-7-5"></span>[5] S. Biereigel et al., *The lpGBT PLL and CDR Architecture, Performance and SEE Robustness*, *[PoS](https://doi.org/10.22323/1.370.0034)* **[TWEPP2019](https://doi.org/10.22323/1.370.0034)** (2020) 034.
- <span id="page-7-6"></span>[6] J. Troska et al., *The VTRx+, an optical link module for data transmission at HL-LHC*, *PoS* **[TWEPP-17](https://doi.org/10.22323/1.313.0048)** [\(2017\) 048.](https://doi.org/10.22323/1.313.0048)
- <span id="page-7-7"></span>[7] CMS collaboration, *CATIA: APD readout ASIC for CMS phase 2 ECAL electronics upgrade*, *[PoS](https://doi.org/10.22323/1.370.0001)* **[TWEPP2019](https://doi.org/10.22323/1.370.0001)** (2020) 001.
- <span id="page-7-8"></span>[8] G. Mazza et al., *The LiTE-DTU: A Data Conversion and Compression ASIC for the Readout of the CMS Electromagnetic Calorimeter*, *[IEEE Trans. Nucl. Sci.](https://doi.org/10.1109/TNS.2023.3274930)* **70** (2023) 1215.
- <span id="page-7-9"></span>[9] D.A. Huffman, *A Method for the Construction of Minimum-Redundancy Codes*, *Proc. IRE* **40** [\(1952\) 1098.](https://doi.org/10.1109/JRPROC.1952.273898)
- <span id="page-7-10"></span>[10] *IEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters*, *[IEEE Std 1241-2010](https://doi.org/10.1109/IEEESTD.2011.5692956) [\(Revision of IEEE Std 1241-2000\)](https://doi.org/10.1109/IEEESTD.2011.5692956)* (2011) 1.
- <span id="page-7-11"></span>[11] M. Huhtinen and F. Faccio, *Computational method to estimate single event upset rates in an accelerator environment*, *[Nucl. Instrum. Meth. A](https://doi.org/10.1016/S0168-9002(00)00155-8)* **450** (2000) 155.