



LOCalo

- Coarse calorimeter reconstruction
- Four components: electron (e , γ , τ), jet (τ , jets and $E_{T,miss}$), global (large-R jets and $E_{T,miss}$) and forward Feature EXtractors.
- eFEX, jFEX and gFEX inherited from Phase I with firmware upgrades
 - eFEX needs extensive firmware changes
- fFEX will be a new addition, covering $|\eta| > 2.5$ for EM and $|\eta| > 3.3$ for jet triggers
 - Hardware design under development



Global Trigger

- Firmware-based implementation of more complex algorithms based on LOCalo, LOMuon and higher granularity calorimeter information
- Reconstructs clusters, e/γ , τ , jets, $E_{T,miss}$ and topological quantities
- Three parts: MultipleXers, Global Event Processors and a CTP interface, all based on the Global Common Module (GCM)
- GCM v2b allowed successful tests of MUX \rightarrow GEP, GCM v3 expected this year



- Algorithm development well on the way (topological clustering, anti-kT jets and $E_{T,miss}$ demonstrated)

Data Handlers

- Receive data from FELIX and potentially perform detector-dependent processing
- Current prototype is the Phase I software ReadOut Driver (SWROD)
- Prototype tested with 1 MHz Level 0 rate

Dataflow

- Buffers, transports and builds event data from Readout to the Event Filter
- Formats, aggregates, compresses and buffers accepted event data from the Event Filter to permanent storage
- Prototype software supports expected rate
- Simulation studies under way to optimize network and buffer usage
- Actively monitoring existing and new technologies, for network and storage


Acknowledgements
CERN/FIS-PAR/0026/2021
PRT/BD/153342/2021



ATLAS Phase II Trigger

Set of upgrades to ATLAS TDAQ to handle the increased luminosity and pile-up and new detectors, focusing on four areas:


- **Level 0**: low-latency boards with FPGAs for coarse reconstruction
- **Readout**: interface between detector I/O and Dataflow
- **Dataflow**: event data management for Event Filter and persistent storage
- **Event Filter**: software-based event reconstruction and selection



Event Filter

- Near offline quality software-based event reconstruction, classification and event selection, to reduce the 1 MHz input rate to 10 kHz for offline storage and analysis
- Significant R&D efforts in hardware acceleration, decision due 2025


CPU Fast Inner Tracker Reconstruction



- Major focus on track reconstruction with Inner TracKer (ITK):
 - Integration with ACTS (A Common Tracking Software)
 - Neural networks for extrapolation in hit pattern recognition, finding track candidates, and more.
 - Studies of GPU and FPGA acceleration well under way
 - GPU clustering, seeding and track parameter estimation show preliminary speed-ups of up to 5 at $\langle\mu\rangle = 200$ (run 4)
 - Several promising FPGA projects: Hough transforms, neural networks, track fitting.
- Muon reconstruction has two main areas of development:
 - Development of machine-learning based algorithms for the NSW, with GPU- and FPGA-accelerated implementations
 - Coordinating efforts with tracking to migrate to ACTS

LOMuon

- Identifies muon candidates
- Four processors:
 - New Small Wheels Trigger Processor
 - Monitored Drift Tubes Trigger Processor
 - Barrel and Endcap Sector Logic
- Design of the second prototype for a common platform for Sector Logic started
- Firmware validation well under way
- MDT TP prototype under test, firmware implementation going well
- NSW TP prototype design in progress



MUCTPI

- MUon-CTP Interface
- Reuses Phase I hardware, but with an additional board and improved firmware
- Firmware studies and the capture of requirements and specifications ongoing

CTP

- Central Trigger Processor
- Makes the final accept/reject decision based on the other parts of the Level 0 and distributes it to the rest of the trigger
- The number of possible triggers will be doubled from Phase I, from 512 to 1024
- Preliminary design in progress

FELIX

- Front-End Link eXchange
- Custom PCIe card to interface detector readouts and commodity DAQ network
- Already saw partial use for Phase I
- New FLX-182 card prototype produced, tests ongoing, with promising results
- Phase II firmware already available, with more improvements coming

- Calorimeter reconstruction also progressing:
 - GPU-accelerated topological clustering mostly integrated within the software framework
 - First version had speed-ups ~ 3.5 for di-jets at $\langle\mu\rangle = 20$ and ~ 5.5 for $t\bar{t}$ at $\langle\mu\rangle = 80$ (run 3)
 - Latest speed-ups ~ 12 for $t\bar{t}$ at $\langle\mu\rangle = 80$ (run 3) and ~ 6 for di-jets at $\langle\mu\rangle = 200$ (run 4)
 - FPGA acceleration studies have started
 - Machine learning algorithms being developed

GPU Accelerated Topoclustering

