



(nuno.dos.santos.fernandes@cern.ch)

LOCalo

- Coarse calorimeter reconstruction
- Four components: <u>e</u>lectron (e, γ , τ), jet (τ , jets and E_T^{miss}), global (large-R jets and E_T^{miss}) and <u>f</u>orward <u>F</u>eature <u>EX</u>tractors. •eFEX, jFEX and gFEX inherited from Phase I with firmware upgrades

ATLAS Phase III Trigger


- LOMuon
- Set of upgrades to ATLAS TDAQ to handle the increased luminosity and pile-up and new detectors, focusing on four areas: •Level 0: low-latency boards with FPGAs for coarse reconstruction •Readout: interface between detector I/O and Dataflow •Dataflow: event data management for Event Filter and persistent storage •Event Filter : software-based event reconstruction and selection
- Identifies muon candidates • Four processors: •<u>N</u>ew <u>S</u>mall <u>W</u>heels <u>T</u>rigger <u>P</u>rocessor •<u>M</u>onitored <u>D</u>rift <u>T</u>ubes <u>T</u>rigger <u>P</u>rocessor Barrel and Endcap Sector Logic •Design of the second prototype for a

• eFEX needs extensive firmware changes •fFEX will be a new addition, covering $|\eta| > 2.5$ for EM and $|\eta| > 3.3$ for jet triggers Hardware design under development


Global Trigger

• Firmware-based implementation of more complex algorithms based on LOCalo, and higher LOMuon granularity calorimeter information

- •Reconstructs clusters, e/γ , τ , jets, E_T^{miss} and topological quantities
- Three parts: <u>MU</u>ltiple<u>X</u>ers, <u>G</u>lobal <u>E</u>vent **P**rocessors and a CTP interface, all based on the <u>G</u>lobal <u>Common M</u>odule (GCM)
- •GCM v2b allowed successful tests of MUX \rightarrow GEP, GCM v3 expected this year



common platform for Sector Logic started • Firmware validation well under way • MDT TP prototype under test, firmware implementation going well •NSW TP prototype design in progress ATLAS Simulation Preliminary Barrel, Large sectors $p_{\tau}^{trigger} > 20 \text{ GeV}$ Offline Phase-II RPC Phase-II RPC & MDT 50 30 40 20 truth muon p₊ [GeV] MUCTPI • <u>MU</u>on-<u>CTP</u> Interface •Reuses Phase I hardware, but with an additional board and improved firmware •Firmware studies and the capture of requirements and specifications ongoing



•Algorithm development well on the way (topological clustering, anti-kT jets and E_{T}^{miss} demonstrated)

Data Handlers

- •Receive data from FELIX and potentially perform detector-dependent processing
- Current prototype is the Phase I <u>software</u> <u>**R</u>eadOut</u><u>D</u>river (SWROD)</u>**
- Prototype tested with 1 MHz Level 0 rate

Dataflow

• <u>C</u>entral <u>T</u>rigger <u>P</u>rocessor

- •Makes the final accept/reject decision based on the other parts of the Level 0 and distributes it to the rest of the trigger
- The number of possible triggers will be doubled from Phase I, from 512 to 1024

• Preliminary design in progress

FELIX

• Front-End LInk eXchange

- •Custom PCIe card to interface detector readouts and commodity DAQ network
- Already saw partial use for Phase I
- •New FLX-182 card prototype produced, tests ongoing, with promising results
- Phase II firmware already available, with more improvements coming

• Calorimeter reconstruction also progressing: GPU-accelerated topological clustering mostly integrated within the software framework •First version had speed-ups ~3.5 for di-jets at

•Buffers, transports and builds event data from Readout to the Event Filter •Formats, aggregates, compresses and buffers accepted event data from the Event Filter to permanent storage • Prototype software supports expected rate • Simulation studies under way to optimize network and buffer usage

•Actively monitoring existing and new technologies, for network and storage



• Major focus on track reconstruction with Inner TracKer (ITK): Integration with ACTS (<u>A Common Tracking Software</u>) Neural networks for extrapolation in hit pattern recognition, finding track candidates, and more. Studies of GPU and FPGA acceleration well under way

oGPU clustering, seeding and track parameter estimation show preliminary speed-ups of up to 5 at $\langle \mu \rangle = 200$ (run 4) OSeveral promising FPGA projects: Hough transforms, neural networks, track fitting.

• Muon reconstruction has two main areas of development:

 Development of machine-learning based algorithms for the NSW, with GPU- and FPGA-accelerated implementations

Coordinating efforts with tracking to migrate to ACTS

