



Viacheslav Filimonov, Bruno Bauss, Volker Büscher, Ulrich Schäfer, Duc Bao Ta  
22nd Virtual IEEE Real Time Conference

## ATLAS TDAQ from Phase-I to Phase-II



## Phase-II Global Trigger System

### Functionality


- Uses full-granularity calorimeter cells ( $|E| > 2\sigma$ ) to refine L0Calo & L0Muon output
- Allows iterative algorithms such as topoclustering and use of higher level synthesis
- Reconstructs taus, jets, MET, & calorimeter-based isolation
- Applies topological requirements

### Implementation

- Time-multiplexed system concentrates data of full event into a single processor
- Composed of 3 main layers
  - Multiplexing (MUX) layer
  - Global Event Processor (GEP) layer
  - Demultiplexing Global-to-Central Trigger Processor (CTP) Interface

- Input: >2300 optical fibers with link speeds up to 25.8 Gb/s

- Global Common Module (GCM) is used as the building block in each layer




## PFM

### Functionality

- Production Firmware Deployment Module (PFM) represents a slice of the GCM
- Allows testing and debugging algorithm and infrastructure firmware for the Global Trigger System

### Implementation

- ATCA board
- Single MUX/GEP FPGA
  - Xilinx UltraScale+ **VU13P**
- Up to 9 **Finisar BOAs**
- UltraZed board with **Zynq UltraScale+**
- DDR4** RAMs
- Design based on the Technological Demonstrator R&D
- PCB design is complete




## Technological Demonstrator

### Motivation

- R&D for the new generation of **optical modules at high data rates** up to 25.8 Gb/s **implemented on-board**
- Interfaced with an FPGA

### Hardware overview

- Custom designed** ATCA board
- Xilinx Virtex **UltraScale+ 9P** FPGA
- Samtec FireFly** 28G 2x4 bidirectional
- Finisar BOA** 28G 2x12 bidirectional
- MiniPODs
- Mezzanines: Power, Control



Technological Demonstrator

## Performance evaluation


- Performance of the high-speed optical modules and the FPGA on the Technological Demonstrator has been evaluated with long-run loopback Integrated Bit Error Ratio Tests (IBERT)

### Finisar BOA

- 12 transmitter links of the optical module were looped back to 12 receiver links of the same module with a help of a 24 to 2x12-fiber Y-cable and a 12-fiber trunk cable

- Day-long IBERT test run at 25.65 Gb/s performed
- 31-bit PRBS pattern used

- BER < 1.9E-15
- All 12 links functional
- No bit errors
- Good performance




Finisar BOA IBERT loopback test: a typical eye diagram

### Samtec FireFly

- 4 transmitter links of the optical module were looped back to 4 receiver links of the same module with a help of a 12-fiber MTP to LC breakout cable

- Day-long IBERT test run at 27.58 Gb/s performed
- 31-bit PRBS pattern used

- BER < 1.7E-15
- All 4 links functional
- No bit errors
- Very good performance



Samtec FireFly IBERT loopback test: a typical eye diagram

- A good performance and absence of bit errors during long runs have been demonstrated for both high-speed optical modules implemented on-board. Due to a higher link density and a good performance, Finisar BOA is used for the PFM Prototype.