AIDA-2020-PUB-2020-010

AIDA-2020

Advanced European Infrastructures for Detectors at Accelerators

Journal Publication

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor

Gaioni, L. (Universita di Bergamo) et al

27 June 2018



The AIDA-2020 Advanced European Infrastructures for Detectors at Accelerators project has received funding from the European Union's Horizon 2020 Research and Innovation programme under Grant Agreement no. 654168.

This work is part of AIDA-2020 Work Package 4: Micro-electronics and interconnections.

The electronic version of this AIDA-2020 Publication is available via the AIDA-2020 web site http://aida2020.web.cern.ch or on the CERN Document Server at the following URL: http://cds.cern.ch or on the CERN Document Server at the following URL: http://cds.cern.ch or on the CERN Document Server at the following URL: http://cds.cern.ch or on the CERN Document Server at the following URL: http://cds.cern.ch/search?p=AIDA-2020-PUB-2020-010

Copyright © CERN for the benefit of the AIDA-2020 Consortium

NIMA POST-PROCESS BANNER TO BE REMOVED AFTER FINAL ACCEPTANCE

First test results of the CHIPIX65 asynchronous front-end connected to a 3D sensor

L. Gaioni^{a,*}, F. De Canio^{b,c}, M. Manghisoni^{a,c}, L. Ratti^{b,c}, V. Re^{a,c}, M. Sonzogni^{a,c}, G. Traversi^{a,c}

^aUniversità di Bergamo, I-24044 Dalmine (BG), Italy ^bUniversità di Pavia, I-27100 Pavia, Italy ^cINFN, Sezione di Pavia, I-27100 Pavia, Italy

Abstract

This work reports on the main results from the experimental characterization of the asynchronous analog front-end integrated in a 65 nm CMOS mixed-signal chip for the readout of high granularity silicon pixel sensors at the high-luminosity upgrades of the ATLAS and CMS experiments. Such a mixed-signal chip has been designed and submitted in the framework of the CHIPIX65 project, funded by the Italian Institute of Nuclear Physics for the development of an advanced pixel chip in a 65 nm CMOS technology. The project fits the program of the RD53 Collaboration, whose efforts led to the submission, in August 2017, of the large scale chip RD53A, integrating, among three different front-ends, an improved version of the analog processor discussed in this work. The main performance parameters of the asynchronous analog front-end, bump-bonded to a 3D sensor developed by FBK, are discussed in this work.

Key words: Front-end electronics, CHIPIX65, Equivalent noise charge, Low threshold, High Luminosity LHC

1. Introduction

The next generation of readout chips at the High-Luminosity LHC (HL-LHC) will be designed for very intense levels of radiation and particle rates. The experiment upgrades will need new tracker detectors complying with demanding operating conditions. The 65 nm CMOS technology has been chosen by the designer community as the candidate process for the development of pixel readout chips at the HL-LHC. Such a technology enables the integration of very dense in-pixel analog and digital functions, crucial when operating with hit rates of the order of some GHz/cm².

A low noise, asynchronous front-end has been designed and integrated in a small scale demonstrator, called CHIPIX65-FE0 [1], also integrating a synchronous architecture, in the framework of the CHIPIX65 project, funded by the Italian Institute of Nuclear Physics (INFN). The demonstrator has been bumpbonded at SLAC with 3D pixel sensors developed by Fondazione Bruno Kessler (FBK). In this work, the design and experimental characterization of the asynchronous architecture is reported.

*Corresponding author Email addresses: luigi.gaioni@unibg.it (L. Gaioni) CHIPIX65-FE0 features a 64 × 64 pixel matrix, with 50 μ m × 50 μ m pitch, integrating two different analog frontend architectures, based on synchronous [2] and asynchronous [3] hit discriminators. The synchronous and asynchronous submatrices work in parallel and interface to common digital readout and configuration circuits. The demonstrator also includes on-chip bias networks and monitoring and can be configured through an SPI protocol. As far as the design flow is concerned, a digital-on-top approach has been used for the chip assembly, with 16 × 16 pixels regions making up the pixel matrix.

2. The asynchronous analog front-end

The asynchronous analog front-end integrated in the CHIPIX65-FE0 chip includes a charge sensitive amplifier (CSA) featuring a Krummenacher [4] feedback providing a linear discharge of the feedback capacitance and compensating for the detector leakage current. The CSA has been previously integrated in standalone structures that have been thoroughly tested, also after irradiation, as reported in [5]. A high-speed, low power comparator is DC coupled to the CSA. The discriminator, combined with a 5-bit, dual edge time-over-threshold (ToT) counter clocked at 40 MHz, is exploited for ToT charge conversion. Channel to channel dispersion of the threshold is



Figure 1: Equivalent noise charge and threshold dispersion as a function of sensor reverse bias voltage. Data obtained for the untuned matrix with 3000 electrons threshold.

addressed by means of an in-pixel trimming DAC featuring a 4-bit binary weighted architecture. At the CSA input an octagonal pad, inscribed in a 16 μ m side square, has been designed in the top metal layer enabling sensor bump-bonding.

3. Test results for the bump-bonded chip

A number of CHIPIX65-FE0 chips have been bump-bonded to 3D pixel sensors developed by FBK. Sample prototypes have been coupled to both 50 μ m \times 50 μ m and 25 μ m \times 100 μ m sensors at SLAC. Test results shown in this work are relevant to the readout chip connected to the first type of sensors. The main analog front-end features, namely noise, threshold dispersion and time-over-threshold, have been investigated as a function of the sensor reverse bias voltage. Fig. 1 shows results for the equivalent noise charge (ENC) and threshold dispersion for the untuned matrix, with 3000 electrons mean threshold. Except for the data obtained at zero bias, where the ENC is smaller, both the metrics are very slightly affected by sensor reverse bias, with a mean ENC close to 133 e rms and a threshold dispersion before tuning close to 525 e rms. It has to be noticed that the measured ENC is significantly higher with respect to the data obtained for the sensorless front-end [3], due to detector capacitance shunting the preamplifier input. Fig. 2 a) shows the threshold dispersion as a function of the sensor bias in the case of tuned matrix, with a mean threshold set to 600 electrons. Also the tuned threshold dispersion, not exceeding 72 e rms, is not significantly affected by the detector reverse bias voltage. As far as the charge conversion is concerned, Fig. 2 b) shows the mean ToT for an input charge of 6000 electrons with a tuned threshold of 600 electrons.

4. Conclusions

First test results of the CHIPIX65-FE0 asynchronous frontend connected to a 3D sensor have been reported. The main



Figure 2: Threshold dispersion a) and Time-over-Threshold b) as a function of sensor reverse bias voltage. Data obtained for the tuned matrix with 600 electrons threshold.

front-end performance parameters have been evaluated for a 50 μ m × 50 μ m sensor, developed by FBK, bump-bonded to the readout chip. All the investigated features, such as noise, threshold dispersion and time-over-threshold, are not significantly affected by the sensor reverse bias voltage. The readout chip can be properly operated at 600 electrons threshold, with an equivalent noise charge close to 130 e rms and a threshold dispersion close to 70 e rms, obtained for the maximum investigated sensor bias voltage.

5. Acknowledgement

This work was supported by H2020 Project AIDA-2020 under Grant 654168.

References

- N. Demaria et al., "CHIPIX65: Developments on a new generation pixel readout ASIC in CMOS 65 nm for HEP experiments", *Proceedings of the 2015 6th IEEE International Workshop on Advances in Sensors and Interfaces, IWASI 2015*, pp. 49-54, Aug. 2015.
- [2] E. Monteil et al., "A synchronous analog very front-end in 65 nm CMOS with local fast ToT encoding for pixel detectors at HL-LHC", *Journal of Instrumentation*, vol. 12 C03066, Mar. 2017, doi: 10.1088/1748-0221/12/03/C03066.
- [3] L. Gaioni et al., "65 nm CMOS analog front-end for pixel detectors at the HL-LHC", *Journal of Instrumentation*, vol. 11 C02049, Feb. 2016, doi:10.1088/1748-0221/11/02/C02049.
- [4] F. Krummenacher, "Pixel detectors with local intelligence: an IC designer point of view", *Nucl. Instrum. and Methods*, vol. 305 (3), pp. 527-532, Aug. 1991, doi:10.1016/0168-9002(91)90152-G.
- [5] L. Ratti et al., "A 65 nm CMOS front-end channel for pixel readout in the HL-LHC radiation environment", *IEEE Trans. Nucl. Sci.*, vol. 64, pp. 2922-2932, Dec. 2017.