# A 4 x 8-Gbps VCSEL Array Driver ASIC and Integration with a Custom Array Transmitter Module for the LHC Front-end Transmission

Di Guo<sup>a,b,\*</sup>, Chonghan Liu<sup>a</sup>, Jinghong Chen<sup>c</sup>, John Chramowicz<sup>d</sup>, Datao Gong<sup>a</sup>, Huiqin He<sup>a,e</sup>, Suen Hou<sup>f</sup>, Tiankuan Liu<sup>a</sup>, Alan Prosser<sup>d</sup>, Ping-Kun Teng<sup>f</sup>, Annie C. Xiang<sup>a</sup>, Le Xiao<sup>a,g</sup> and Jingbo Ye<sup>a</sup>

<sup>a</sup> Department of Physics, Southern Methodist University, Dallas, TX 75275, USA

<sup>b</sup> State Key Laboratory of Particle Detection and Electronics, University of Science and Technology of China, Hefei Anhui 230026, China

<sup>c</sup> Department of Electrical and Computer Engineering, University of Houston, Houston, TX 77004, USA

<sup>d</sup>Real-Time Systems Engineering Department, Fermi National Laboratory, Batavia, IL 60510, USA

<sup>e</sup> Shenzhen Polytechnic, Shenzhen 518055, P.R. China

<sup>f</sup> Institute of Physics, Academia Sinica, Nangang 11529, Taipei, Taiwan

<sup>8</sup> Department of Physics, Central China Normal University, Wuhan, Hubei 430079, P.R. China

#### Abstract

This paper describes the design, fabrication and experiment results of a 4 x 8-Gbps Vertical-Cavity Surface-Emitting Laser (VCSEL) array driver ASIC with the adjustable active-shunt peaking technique and the novel balanced output structure under the Silicon-on-Sapphire (SOS) process, and a custom array optical transmitter module, featuring a compact size of 10 mm x 15 mm x 5.3 mm. Both the array driver ASIC and the module have been fully tested after integration as a complete parallel transmitter. Optical eye diagram of each channel passes the eye mask at 8 Gbps/ch with adjacent channel working simultaneously with a power consumption of 150 mW/ch. The optical transmission of Bit-Error Rate (BER) less than 10E-12 is achieved at an aggregated date rate of 4 x 8-Gbps.

Keywords: Optical detector readout concepts; Front-end electronics for detector readout; Lasers Driver ASIC; Array optical transmission

# 1 1. Introduction

VCSEL-based parallel optical data links have 2 3 recently seen rapid and wide-spread deployment in 4 high performance computing labs, data centers and 5 Ethernet networks. The benefits include highly 6 aggregated bandwidth, compact footprint and low 7 power consumption. To apply the parallel optical 8 links to the LHC upgrades as well as in other collider 9 detector developments [1], these devices have to 10 meet rigid environmental demands of radiation, 11 electro-magnetic field, temperature and volume size. 12 The high luminosity running of the LHC (HL-LHC), 13 with instantaneous luminosities of  $5 \times 10^{34}$  cm<sup>-2</sup> s<sup>-1</sup> 14 and an integrated luminosity of 3000 fb<sup>-1</sup>, for 15 example, will request that the opto-electronics 16 devices are close to the beam pipe to withstand 17 integrated radiation dose of 100KGy and 10<sup>15</sup>  $_{18}$  neutrons/cm<sup>2</sup> [2, 3].

Two critical developments, the array driver ASIC 20 and the array optical coupling, are indispensable 21 towards a dedicated array optical transmitter for on-22 detector deployment. Prior developments on single 23 channel optical transceivers, such as CERN's 24 versatile link project [4], have successfully qualified 25 commercial components, custom developed OE 26 circuitry and assembly packages. In advancing to 27 array-based parallel modules, limited by the channel-28 to-channel pitch of extremely tight industrial 29 standard, both the array ASICs and the array optical 30 module face new customization challenges.

A family of data link ASICs has been developed 31 32 by SMU using a commercial 0.25-µm Silicon-on-33 Sapphire (SOS) CMOS technology [5]. The LOCld4 34 ASIC is a four channel, 8-Gbps/ch laser array driver 35 designed for the array optical transmitter module. 36 Each channel receives the low-swing Current-Mode 37 Logic (CML) signal (200 mV differential peak-to-38 peak), outputs a modulation-current signal of 7.5 mA 39 with an average current of 6.25 mA with a power 40 consumption of 150 mW/ch at 8 Gbps/ch. This is the 41 first VSCEL array driver ever fabricated at this 42 aggregated bandwidth targeting high-energy physics 43 experiments. Programmable active-shunt peaking 44 technique is used to extend the bandwidth in pre-45 driving stages [6]. A novel structure of the output

<sup>46</sup> stage removes the ordinary extra bias-circuit, and<sup>47</sup> delivers both bias and modulation current with<sup>48</sup> balanced branches to effectively minimize the noise<sup>49</sup> and crosstalk from the power supply.

After integrated within a custom array optical 51 transmitter (ATx), the LOCld4 is able to be fully 52 tested. The ATx module, while utilizing generic 53 commercial array-optical-coupling components [7], is 54 assembled via a custom low-cost reliable active-55 alignment procedure. Radiation tolerance has been 56 tested at individual component level. The commercial 57 VCSEL arrays (12-channel GaAs quantum well 58 surface emitter) are being surveyed continuously with 59 quantitative Non-Ionizing Energy Loss (NIEL) up to 60 10<sup>15</sup> cm<sup>-2</sup> 1-MeV neutrons equivalents by CERN [8]. 61 The commercial array optical elements have been 62 exposed to x-ray up to 96 Mrad(SiO<sub>2</sub>) at a dose rate 63 of 6668 Krad(SiO<sub>2</sub>)/hr, no radiation-induced 64 attenuation is observed [9]. The radiation tolerant 65 performance of the SOS process has been evaluated 66 [10], and verified on a single channel VCSEL driver 67 with x-ray and high-energy neutron beam test [11].

The structure and design of the four-channel VCSEL Array driver LOCld4 are discussed in Section 2. The array transmitter module development and optical alignment procedures are described in Section 3. In Section 4, we discuss the full-channel optical test of the LOCld4 after integration with the ATx module. And the conclusions are presented in Section 5.

# 76 2. Four-channel VCSEL Array driver: LOCld4

The block diagram of LOCld4 is shown in Fig. 1. 78 A common voltage (vcom) of 1.9 V is provided 79 internally with impedance match as the input 80 interface, followed by the pre-drivers with the 3.3 V 81 (Vdd) power supply and the last output driver with 82 the 3.8 V (Vvcsel) power supply. The pre-drivers are 83 five-stage differential amplifiers with the adjustable 84 active-shunt peaking technique for the consideration 85 of amplification and bandwidth. The peaking strength 86 and the tail current of pre-drivers, which mainly 87 controls the modulation amplitude, are both 88 adjustable through the Peaking\_Adj and the Iref\_pre 89 respectively, as shown in the Fig. 1.



<sup>90</sup> The last driver, receiving the differential outputs<sup>91</sup> of pre-drivers, adopts the single-end, open-drain



Iref\_pre

97 Fig. 2. Schematic of the pre-drivers in the LOCld4

98

<sup>99</sup> structure to enable the DC coupling between the <sup>100</sup> VCSEL and the driver for the array application. It <sup>101</sup> combines the supply of bias and modulation current <sup>102</sup> without the conventional extra bias-current circuit, <sup>103</sup> and deliberately designs the load of internal branch to <sup>104</sup> match with the external branch (VCSEL load). This <sup>105</sup> novel "balanced" structure effectively weakens <sup>106</sup> switching components on the power supply of the last <sup>107</sup> driver, which minimize the ground bounce noise and <sup>108</sup> crosstalk accordingly when compared to the <sup>109</sup> conventional single-end output stage.

# 110 2.1. Adjustable active-shunt peaking technique in 111 pre-driver designs

For the radiation-tolerant purpose and as a member of the data link ASIC series, the LOCId4 adopts the Silicon-on-Sapphire process. However, the bandwidth is significantly restricted by the transit frequency of this 0.25-μm CMOS process. To offset bandwidth disadvantage, multi-stage multi-stage multi-stage <sup>119</sup> technique based on the regular inductance peaking <sup>120</sup> are used in pre-drivers, as shown in Fig. 2. The pre-



123 Fig. 3. (a) Passive inductance peaking, (b) Active shunt peaking124 (c) Adjustable active-shunt peaking used in the LOCld4

121

125

<sup>126</sup> drivers of each channel consist of five DC-coupled <sup>127</sup> stages with active loads. All these differential stages <sup>128</sup> between different channels share the same 1.2 V <sup>129</sup> (Vdd) power source within the chip.

The inductive load added to the drain, the so-130 131 called shunt peaking technique, is a conventional and 132 widely-used way to boost the bandwidth [12]. It 133 creates one more pole in the transmission equation of 134 the common-source amplifier to broaden the 135 bandwidth, as shown in Fig. 3(a). But the passive 136 inductance generally costs a large chip area. 137 Moreover, for the array driver application, the area of 138 the single channel is rigidly restricted by the VCSEL 139 Array, which has a fixed channel-to-channel interval  $_{140} \mbox{ of } 250 \ \mbox{$\mu$m$}.$  It makes the passive inductance 141 completely unaffordable under the SOS process. The 142 active-shunt peaking [13], as shown in Fig. 3(b), is an 143 alternative method for the area-saving consideration. 144 The resistor R, the capacitance between source and 145 gate, and the  $V_{gs}$ -controlled  $I_{ds}$  consist of an active 146 inductance with both equivalent conductive and 147 resistive loads. Further, the resistor R in Fig. 3(b) can 148 be substituted by a PMOS, which acts as a voltage-149 controlled resistor. The final structure is shown in 150 Fig. 3(c). The PMOS gate voltage controls the value 151 of the resistance, changes the equivalent value of the 152 inductance, and makes the peaking strength 153 adjustable consequently. The programmable structure 154 enables the bandwidth optimization for each chip 155 under applications of different bit rates, and also 156 solves the instability problems of practical resistance 157 value in the process.



<sup>158</sup>
<sup>159</sup> Fig. 4. Two regular structures of the last output driver in array
<sup>160</sup> driver design



162 Fig. 5. Schematic of the last driver in the LOCld4

#### 163 2.2. Balanced output structure in the last driver

To fit the high-density VCSEL Array, the outputs for array driver need to be directly bonded to the and and cathode pads, and to deliver the bias and for modulation current without any peripheral circuits. for Fig. 4 shows two regular designs of the last output for stage in an anode-driving array driver.

Fig. 5 shows the schematic of the last output 170 171 driver in the LOCld4. It removes the regular extra 172 bias current circuits, and combines the delivery of the 173 bias and modulation current in one single branch. The 174 PMOS M8 in Fig. 5 does not go deep into the cutoff 175 region. Instead, it will be partially turned on to 176 provide the bias current Ibias for the VCSEL, and 177 completely turned on to drive the VCSEL with the 178 current of  $I_{bias} + I_{modulation}$ . Besides, the load of the left 179 branch (internal branch) is specifically designed to be 180 balanced with the VCSEL load at the right branch: 181 three diode-connected NMOS are used to simulate 182 the forward voltage and serial resistance of the 183 VCSEL. The optimum value of the left-branch load 184 can be decided by a maximum common-mode 185 rejection ratio (CMRR) of the last driver stage and a 186 minimum fluctuation on the power supply (Vvcsel). 187 The power supplies Vvcsel of four channels are 188 separated within the chip, and connected as one with



191 Fig. 6. Optical path diagram and photograph of assembled optical192 components

193

<sup>194</sup> respective decoupling capacitors outside the chip to <sup>195</sup> further suppress the crosstalk from the power.

#### 196 3. Custom array optical transmitter module: ATx

Besides the array driver ASIC, the array optical ransmitter module is another key component for the parallel optical data transmission, and also for the range data transmission, and also for the range driver. The high-density, high-precision form factor of the VCSEL array compounds the difficulty in coupling range out parallel lights.

A custom array optical transmitter module (ATx) 204 205 [14], utilizing commercial array optical components, 206 i.e., mechanical optical interface (MOI) and Prizm 207 LightTurn Connector [7], is a versatile module that 208 can integrate different array drivers. PRIZM and 209 LightTurn are trademarks of US Conec Ltd. The 210 parallel lights of the VCSEL Array are focused by the 211 MOI, redirected by 90 degrees within the Prizm 212 Connector, and then coupled into the fiber ribbon. 213 Fig. 6 shows the optical path through the two optical <sup>214</sup> components. The Prizm Connector is pluggable over 215 the MOI, while the MOI needs to be epoxied onto the 216 substrate, across both the driver and VCSEL dies. 217 The focus lens of the MOI needs to be aligned to the <sup>218</sup> VCSEL apertures with a tolerance less than 10 um. 219 This critical process is performed by a low-cost 220 reliable active-alignment method [9]. The main idea 221 is to turn on the VCSEL during the alignment, and to 222 use the coupled optical power as the guide line of the 223 aligning. A three-dimensional micro-positioner and a 224 horizontal rotation stage are deployed for the 225 movement control. Under this alignment method, the 226 coupling insertion loss of each channel, the channel-227 to-channel variation and the light crosstalk within the 228 adjacent channel can be stably controlled under 3 dB,



233 Fig. 7. Electrical interface of the ATx module: (a) ATx substrate234 top, (b) ATx substrate bottom, (c) stacking structure

235



236 237

238 Fig. 8. Fully assembled ATx module on the carrier board

239

240 under 1 dB, and below -50 dBm respectively [9].

## 241 3.1. Electrical interface

A number of electrical interface variants have easy been designed for different optimization purposes. The first ATx prototype utilizes peripheral half-via structures that can be directly soldered onto carrier easy board. Both FR4 Print Circuited Board (PCB) and AT Alumina ceramic substrates have been used and both easy demonstrated sufficient transmission signal integrity easy [14]. With the latest high-speed ultra-low profile stacking connector [15], the electrical interface is stacking connector [15], the electrical interface is updated to a pluggable version with the footprint est further reduced from 19 mm x 22 mm to 10 mm x 15 mm.

Fig. 7(a) (b) shows the top and bottom sides of the



Fig. 9. LOCld4 and VCSEL array die attached and bonded

258

257

259 ATx substrate. The VCSEL array die and the driver 260 die will be mounted on the top side of the substrate 261 with the MOI assembled above. The bottom of the 262 substrate adopts a footprint similar to the ball grid 263 array (BGA) package with a pitch of 0.8 mm. The 264 stacking connector, shown in Fig. 7(c), serves as a 265 spacer between the ATx and the carrier board. Metal 266 compression contacts are arranged at both sides of 267 the connector to offer the top-to-bottom electrical 268 connection. These contacts are corresponding to both 269 the substrate footprint and the carrier board footprint. 270 Fig. 7(c) shows the overall structure of the electrical 271 interface.

The ATx module will be finally fixed onto the carrier board together with the stacking connector using two guide pins for positioning and two precise screws for mechanical reinforce. Fig. 8 shows a complete ATx module assembled on the carrier board. The total height of the ATx module in application is less than 5.3 mm.

# 279 **4. Full-channel optical test of the LOCld4 after** 280 integration with the ATx module

With the custom array module ATx and the active-alignment method, the array driver LOCld4 is able to be integrated within the module and fully evaluated. Fig. 9 is a photo of the LOCld4 and the 4tes ch ULM 14G VCSEL array [16] dies attached and wire-bonded on the ATx substrate.

Fig. 10(a) (b) shows the block diagram and the picture of the optical eye diagram test. During the test, two pseudo random binary sequence (PRBS)



Fig. 10. Optical eye diagram test setup and a 5 Gbps optical eye

<sup>296</sup> generators were used with independent data patterns <sup>297</sup> and clock sources to take into account the multi-<sup>298</sup> channel crosstalk. The amplitude of the PRBS signals <sup>299</sup> was set to differential peak-to-peak 200 mV. At the <sup>300</sup> peaking strength of 2.2 V, an optimum 5 Gbps <sup>301</sup> optical eye diagram was captured as shown in the <sup>302</sup> Fig. 10(c), when adjacent channel working <sup>303</sup> simultaneously at 5 Gbps.

Fig. 11 shows the optimum 8 Gpbs optical eye and Gpbs optical eye according to the strength of 2.4 V. All four of channels were recorded when adjacent channel working simultaneously at 8 Gbps, and passed the so eye mask test without a single violation.

Another BER link test was also conducted. The another BER link test was also conducted. The another LOCId4+ATx worked as the transmitter. The are optical output of each channel was received by the are optical output of each channel was received by the are optical output of each channel was received by the are optical output of each channel was received by the are optical output of each channel was received by the are optical output of each channel was received by the are optical output of each channel was received by the are optical output of each channel was received at each channel are bits up to 5E12, and not a single error was found. BER less than 10E-12 was achieved at each channel are the rate of 5 Gbps and 8 Gbps when adjacent are channel working at the same bit rate.

## 319 5. Conclusion

We have reported the development of a fabricated VCSEL array driver ASIC and a parallel optical ransmitter module using commercial array optical



Fig. 11. Optical eye diagrams of all four channels at 8 Gbps

329 components. The array driver has been integrated 330 within the array module, and optically tested as a 331 complete parallel optical transmitter that supports 4 x 332 8-Gbps data transmission. All four channels pass the 333 optical eye-diagram mask test at the rate of 8-334 Gbps/ch when adjacent channel working 335 simultaneously with a power consumption of 150 336 mW per channel (VCSEL power included). The BER 337 less than 10E-12 transmission is achieved.

# 338 Acknowledgments

327

328

This work is supported by the US Department of Henergy Collider Detector Research and Development (CDRD) data link program. The authors also would He Libres of VLISP, Alan G Prosser of Ha Fermi Lab, Michael Wiesner of ULM and Alan He Ugolini of US Conec for informative discussions.

#### 345 **References**

- J. Chramowicz et al., Evaluation of emerging parallel optical
   link technology for high energy physics, 2012 JINST 7
   C01007.
- ATLAS Collaboration, ATLAS liquid argon calorimeter
   phase-I upgrade technical design report, CERN-LHCC-2013 017, ATLAS-TDR-022, September 2013.
- ATLAS Collaboration, Letter of Intent Phase-II Upgrade,
   CERN-2012-022, LHCC-I-023, December, 2012.

- L. Amaral, S. Dris, A. Gerardin, T. Huffman, C. Issever, A.J.
  Pacheco et al., The versatile link, a common project for super-LHC, Journal of Instrumentation, 2009 JISNT 4 P12003.
- 357 [5] L. Xiaoting et al., Optical Data Transmission ASICs for the
- High-Luminosity LHC (HL-LHC) Experiments, Journal of
  Instrumentation, 2014 JINST 9 C03007.
- F. Liang et al., The Design of 8-Gbps VCSEL Drivers for
   ATLAS Liquid Argon Calorimeter Upgrade, Journal of
   Instrumentation, 2013 JINST E02001.
- 363 [7] D. Childers et al., Miniature detachable photonic turn
- Connector for Optical Module Interface, 61st IEEE Electronic
   Components and Technology Conference (ECTC), 2011, pp.
   1922-1927.
- 367 [8] J. Troska et al., Radiation damage studies of lasers and photodiodes for use in Multi-Gb/s optical data links, IEEE
- Transactions on Nuclear Science, VOL. 58, No. 6, December
- 370 2011.
- 371 [9] D. Guo et al., The VCSEL-based array optical transmitter
- 372 (ATx) development towards 120-Gbps link for collider
- detector: development update, Journal of Instrumentation,2015 JINST 10 C01034.
- 375 [10] T. Liu et al., Total Ionization Dose Effects and Single-Event
- <sup>376</sup> Effects Studies of a 0.25 μm Silicon-On-Sapphire CMOS

technology, at 9th European Conference on Radiation and Its Effects on Components and Systems, RADECS 2007, Deauville France (2007).

377

378

379

- 11] X. Li et al., 8-Gbps-per-channel radiation-tolerant VCSEL
   drivers for the LHC detector upgrade, Journal of
   Instrumentation, 2015 JINST 10 C02017.
- <sup>383</sup> [12] T. Lee, The Design of CMOS Radio-Frequency Integrated
  <sup>384</sup> Circuits, Chap. 8, Cambridge University Press, New York
  <sup>385</sup> U.S.A. (1998).
- Image: 386 [13] E. Sackinger et al., A 3-GHz 32-db CMOS limiting amplifier
  for SONET OC-48 receiver, IEEE J.Solid-State Circ. 35
  (2000) 1884.
- June 14] D. Guo et al., The 120Gbps VCSEL array based optical
  transmitter (ATx) development for the High-Luminosity LHC
  (HL-LHC) experiments, Journal of Instrumentation, 2014
  JINST 9 C02007.
- 393 [15] Samtec Ltd, Ultra Low Profile Micro Array Z-Ray Catalog, F-215 Rev 22JUL15.
- R. King et al., Commercial VCSELs and VCSEL arrays
   designed for FDR (14 Gbps) optical links, Vertical-Cavity
   Surface-Emitting Lasers XVI, Proc.SPIE, 2012 8276, 82760G.