CERN Accelerating science

CMS Note
Report number	CMS-CR-2016-405
Title	Readout architecture for the Pixel-Strip module of the CMS Outer Tracker Phase-2 upgrade
Author(s)	Caratelli, Alessandro (INFN, Pisa) ; Ceresa, Davide (CERN) ; Jan Kaplon ; Kloukinas, Konstantinos (CERN) ; Simone Scarfi
Collaboration	CMS Collaboration
Publication	2017
Imprint	21 Nov 2016
Number of pages	10
In:	PoS Vertex2016 (2017) 066
In:	VERTEX 2016, La Biodola, Italy, 25 - 30 Sep 2016, pp.066
DOI	10.22323/1.287.0066
Subject category	Detectors and Experimental Techniques
Accelerator/Facility, Experiment	CERN LHC ; CMS
Abstract	The Outer Tracker upgrade of the Compact Muon Solenoid (CMS) experiment at CERN introduces new challenges for the front-end readout electronics. In particular, the capability of identifying particles with high transverse momentum using modules with double sensor layers requires high speed real time interconnects between readout ASICs. The Pixel-Strip module combines a pixelated silicon layer with a silicon-strip layer. Consequently, it needs two different readout ASICs, namely the Short Strip ASIC (SSA) for the strip sensor and the Macro Pixel ASIC (MPA) for the pixelated sensor. The architecture proposed in this paper allows for a total data flow between readout ASICs of $\sim$100\,Gbps and reduces the output data flow from 1.3\,Tbps to 30\,Gbps per module while limiting the total power density to below 100\,mW/cm$^2$. In addition a system-level simulation framework of all the front-end readout ASICs is developed in order to verify the data processing algorithm and the hardware implementation allowing multichip verification with performance evaluation. Finally, power consumption and efficiency performance are estimated and reported for the described readout architecture.
Copyright/License	Preprint: (License: CC-BY-4.0)

Corresponding record in: Inspire