

# Design and Test of a Signal Packet Router Prototype for the ATLAS NSW sTGC Detector

X. Hu ( University of Michigan)  
on behalf of the ATLAS Muon Collaboration

### NSW sTGC Detector Electronics System

The NSW sTGC Detector Electronics System consists of several components: Pad TDS, strip TDS, MM, ART, GBT Rx-Tx, and a Router. The Router connects to a Trigger processor, which then feeds into Sector Logic. The system also includes a VMM, Readout ASIC, and various DCS and calibration modules.

### The sTGC Router Design R&D

The NSW Mechanical Structure shows the detector layout with 4 planes of sTGC. The Router is located on the rim, connected to the detector via fiber optics. The Router's physical dimensions are approximately 1411 (2111) mm height, 1107.4 (1118) mm width, and 133.6 (1344) mm depth. It contains 2 x 4 layers of Micromegas and a 150 mm lever arm.

- One router board /sector layer: failure isolated to a single layer
- Recover degraded electronic signal
- Process all TDS data packets and drop NULL packets
- Input channels ~16 & Output channels ~4
- Fix & low latency (~90ns)
- Radiation tolerant: TID ~78kRad & SEU Mitigable
- Front End serial electrical link: TDS → Router, 4.8 Gbps
- Back End serial optical link: Router → USA15, 4.8 Gbps

Strips@Inner	-406	#128-TDS	4
Strips@Middle	-365	#128-TDS	3
Strips@Outer	-307	#128-TDS	3
#128-TDS/1 Layer	10		
# TxRx/FPGA	16		
# FPGA's/1 Layer	1		
FPGA's/Sector	8		
Sectors/Wheel	16		
Wheels	2		
Total # FPGA's	8*16*2 = 256		
Total # Router's	256		

### The sTGC Router Prototype

**Block Diagram of Router:** The Router consists of a Router (Artix-7 FPGA), Repeater, Optical Tx, and MTx. It receives 12 TDS Inputs and outputs 4 Fiber Outputs. The Router is connected to a DS100BR410 and a Kintex-7 FPGA. The Repeater compensates for signal loss in 3m~4m transmission. The Optical Tx and MTx handle the fiber optic connection to USA15 at 4.8Gbps. Service chips include a Microcontroller, Memory, and Clock Conditioner.

**Photograph of the router prototype:** The photograph shows the physical Artix-7 FPGA board with various components labeled: POL DC-DC Converters, Switching Regulator, Repeater, Clock Conditioner, JTAG, SPI Flash, Opto-TX/RX for TTC Link, and Optical Mezzanine Slot for Data Link.

### sTGC Router Prototype Function Testing

The Router Prototype Test Setup includes a Router Prototype v0, TDS logic, and Artix-7 FPGAs. It uses JTAG, TTC, and Data Links for testing. A PC Workstation is used for monitoring and control.

- All service blocks : power supply scheme, repeaters, clock distribution... ✓
- Artix-7 FPGA basic function: power-on sequence, JTAG, GTP IBERT ✓
- TDS-Router Link Test ✓

Establish links between TDS and router (latency of test system: ~106 ns). The setup includes a TDS serializer chip test board, 4m Twinax cable, MiniSAS-SMA adapter card, and Router prototype v0. An oscilloscope shows the rising edge of the signal.

- Optimal GTP RX logic + Sync. Buffer + Cutting-through switching algorithm: tested with TDS current data format
- Latency of TDS-Router link is tested (Total ~106ns)**
  - TDS end ~22ns
  - Cable total length 5m (4m Twinax + 1m SMA)~25ns
  - Reading time ~6.25ns
  - Router optimal RX + Sync. Buffer + Cutting-through ~ 53ns (matched with latency estimation)

### sTGC Router Prototype – Repeater TID Radiation Test

The Repeater TID Co-60 gamma radiation test setup includes a DS100BR410 Eval Board, PRBS Gen, Microblaze, and a Router Prototype v0. The Router is placed in a safety room, while the rest of the setup is in a target room. A PC Workstation monitors the test.

TID for electronics on the rim of NSW : 78 kRad (safety factor: 30)

➤ **Repeater Total Ionizing Dose test system**

- Firmware
  - MicroBlaze (MB) soft processor + Ethernet
  - "Bridge" logic: communicate between fabric logic & MB embedded system
  - Fabric logic: PRBS-31 Generator + PRBS-31 Checker + GTX (4 channels)
- Software GUI: show/save all the key info during the test

Repeater DS100BR410	#1	#2
Test Time/hour	~25	~47 + ~24
Test Dose Rate/hour	5 kRad(Si)	5 kRad(Si) + 40 kRad(Si)
Total Dose/kRad(Si)	~125	~1100
Chip states	functional	functional
4.8Gbps data link	No error	No error

This diagram illustrates the latency shared on scope: rising edge to rising edge test. It shows the signal flow from a Raw TDS Packets Generator through a TDS serializer to a Router. The Router then processes the data via a Repeater and Artix-7 FPGA GTP RX. The process is monitored by a PC Workstation.

### sTGC Router Prototype – Artix-7 FPGA Radiation Test

➤ **Artix-7 FPGA TID Test**

- Monitor PRBS-31 data link @ 4.8Gbps
- Get voltage/current info from LTC2991 and send out via SFP
- DAQ Firmware
  - MicroBlaze (MB) soft processor + Ethernet
  - Fabric logic: PRBS-31 Generator + PRBS-31 Checker + GTP (3 channels)
  - Control & error information: 8b/10b encoder

TID for electronics on the rim of NSW : 78 kRad (safety factor: 30)

Router board shielded with lead block except FPGA  
Artix-7 FPGA @ BNL Co-60 source location

Artix-7 #2 TID radiation test CH1 ~550 krad  
Artix-7 #2 TID radiation test CH2 ~550 krad  
Artix-7 #2 TID radiation test ~550 krad

Current & Power consumption of router #2 Input CH 1-550kRad(Si) TID irradiation test  
Current & Power consumption of router #2 Input CH 2-550kRad(Si) TID irradiation test  
Temperature of router #2 Artix-7 FPGA ~550kRad(Si) TID irradiation test

➤ **Artix-7 FPGA Single Event Effects test**

- Test at the Los Alamos Neutron Science Center (LANSCE): Oct. 27<sup>th</sup> ~ Oct. 31<sup>th</sup>
- Neutron Beam: max 800MeV, 2" collimator
- Flux:  $1.25 \times 10^{11}$  neutrons/cm<sup>2</sup>/day

Artix-7 FPGA SEE test setup I  
Artix-7 FPGA SEE test setup II

□ **Test Setup I**

- Router & TDS-SER board & KC705
- 2 channels optimal GTP "RX" logic
- Cutting-through switching algorithm (TMR)
- Scrubbing logic: SEM repair
- Multi-boot: dynamic fully reconfiguration
- SFP: send out control information

Header: 4 Bits  
Data: 26 Bits  
Header: 2 Bits  
Data: 26 Bits

Header: 4 Bits  
Data: 1010 1010 1010 1010  
Header: 2 Bits  
Data: 26 Bits  
Header: 4 Bits  
Data: NULL NULL NULL NULL

**Summary:**

The signal packet router board serves as a very fast switching-yard between incoming active TDS signals and a limited number of optoelectronic outputs. The design and different tests of first router prototype version are presented. More radiation tests will be performed to measure SEU cross section.

2015 IEEE NSS/MIC

San Diego, 31 Oct 2015

ATLAS  
EXPERIMENT