Pagina principale > CERN Experiments > LHC Experiments > ATLAS > ATLAS Preprints > Characterization of a Serializer ASIC chip for the upgrade of the ATLAS muon detector |
Article | |
Report number | arXiv:1509.06636 |
Title | Characterization of a Serializer ASIC chip for the upgrade of the ATLAS muon detector |
Author(s) | Wang, Jinhong (Michigan U.) ; Guan, Liang (Michigan U.) ; Sang, Ziru (Michigan U.) ; Chapman, J.W. (Michigan U.) ; Dai, Tiesheng (Michigan U.) ; Zhou, Bing (Michigan U.) ; Zhu, Junjie (Michigan U.) |
Publication | 2015 |
Imprint | 20 Sep 2015 |
Number of pages | 7 |
Note | Comments: 7 pages, 8 figures, accepted by IEEE-Transactions on Nuclear Science |
In: | IEEE Trans. Nucl. Sci. 62 (2015) 3242-3248 |
DOI | 10.1109/TNS.2015.2480855 |
Subject category | Detectors and Experimental Techniques |
Accelerator/Facility, Experiment | CERN LHC ; ATLAS |
Abstract | We report on the design of a serializer ASIC to be used in the ATLAS forward muon detector for trigger data transmission. We discuss the performance of a prototype chip covering power dissipation, latency and stable operating line rate. Tests show that the serializer is capable of running at least at 5.76 Gbps with a bit error ratio below 1x10^{-15}, and a power consumption of 200 mW running at 4.8 Gbps. The latency between the start of loading 30 bits into the serializer to the transmission of the first bit from the serializer is measured to be about 6 ns. |
Copyright/License | arXiv nonexclusive-distrib. 1.0 |