AIDA-MISC-2015-005 -

#### AIDA

Advanced European Infrastructures for Detectors at Accelerators

#### Miscellaneous

## Readout electronics for the Silicon micro-strip detector of the ILD concept

Vilella, E (UB) et al

02 July 2014



The research leading to these results has received funding from the European Commission under the FP7 Research Infrastructures project AIDA, grant agreement no. 262025.

This work is part of AIDA Work Package 9: Advanced infrastructures for detector R&D.

The electronic version of this AIDA Publication is available via the AIDA web site <http://cern.ch/aida> or on the CERN Document Server at the following URL: <http://cds.cern.ch/search?p=AIDA-MISC-2015-005>

# Readout electronics for the Silicon micro-strip detector of the ILD concept





INTERNATIONAL CONFERENCE ON HIGH ENERGY PHYSICS

2-9-JULY - 2014 - VALENCIA



O. Alonso (oalonso@el.ub.edu), E. Vilella, A. Diéguez Department of Electronics – University of Barcelona (UB) Martí i Franquès 1, 08028 – Barcelona, Spain

## **INTRODUCTION:** Silicon strip readout ASICs and system overview

 Micro-strip silicon detector (50µm pitch, 300µm wide, variable length): Si sensor for the tracker in the future ILC. Usually, 256 Si-µstrips/module. Multiple channels are interrogated by a single multichannel chip. Figure 1 shows the typical structure of a readout system also presented in previous works (ABCD3T, APV25, Beetle chip, MX6, VA1, KPiX or SiTRK)



**Mixed-signal ASIC:** • ASIC detectors includes 16 ~ 256 channels, where each channel has both analog and digital circuits (the analog part is complex). • Low power and low noise design requirements.

- Pre-amplifier (CSA): integrates the generated charge (e/h pairs)
- Shaper: LPF + HPF (order 1), filters noise and produces a slower pulse.
- Pipeline: The shaped pulse is stored for later A/D conversion at low speed.
- Sparsifier: Hit detection. Usually composed by a comparator.
- ADC: Included in advanced readout systems.

Figure 1: Silicon strip detector ASIC internal structure

•Purpose of this work: Analog behavioural description of blocks at the required level of detail. Schematic design of the input stage (preamp and shaper) Noise study

## Verilog-AMS blocks for channel description



#### Figure 2: Preamplifier – shaper simulated circuits



#### **Detector model Pre-amp and Shaper** Sparsifier composed by an OPAMP & Schmitt trigger (3 adjacent channels compared against reference). Analog pipeline + ADC (12 bits) Used to define key parameters of each module.



Shaper (magenta),

(green), ADC-DAC quantization (green).

## **Pre-Amp design in TSMC 65nm**



- Power supply: 1.2 V **Power consumption < 380** uW Full scale: 100 MIP (1 MIP = 24000 e-) **Amplifier:** • Gain ~ 69 dB • 3 dB-BW ~ 55 kHz • PM ~ 66° Main noise contribution of the circuit. **Equivalent Noise Charge:**  $ENC = a + b C_d$  (where  $C_d$ ) is the capacitor of the detector) **Optimum L and Ibias to** maintain the noise below



Figure 3: Sparsifier simulated circuit.

500 e-

-W/-





- **Polysilicon resistor**
- Large area **Active resistor:**
- Single transistor (only suitable for small |V<sub>DS</sub>| variations)
- **Other options explored (figure 7) but** the noise is too high (about 6 times the thermal noise)



Figure 4:

Figure 7: Schematic of an active resistor solution

- The voltage in the resistor is divided with N transistors.
- ~  $G\Omega$  equivalent resistor.
- VGATE ~ constant (gate is capacity-coupled to

- to non-ideal current biasing
- Scaling up I<sub>bias</sub> from a reference current source vastly increases the noise
- **Current references with lower current** relation implies higher consumption but lower noise
- Introducing a filter in the reference current reduces the power spectral

Figure 8: Schematic of the designed Shaper

. . .

**Resistor demagnification** 

density (PSD)

Pipeline

source)

## CONCLUSIONS

- 1. A top-down design flow based on behavioural models is applied to this ASIC design.
- The entire channel can be simulated at behavioural level. 2.
  - It is quite fast to get an entire channel model and simulation.
  - Parameters of different modules can be explored for optimum performances (such as the influence of the integration time to the shaper output).
- 3. Pre-amp and shaper schematics designed with TSMC 65 nm
  - Designed to reduce noise, area and power consumption
  - Solved issues related to use non-ideal sources
- 4. Noise comparison to previous works presented in Table II.

Front-end	A (e-)	B(e-/pF)	Shaping time
APV25	246	36	50 ns
MX6	340	20	
VA1	200	8	1µs
Beetle	303	33,6	25 ns
KPix	300	35	
This des., polysilicon	260	4.9	2µs
This des., current scaling	180	7,7	2µs
This des., quasi-floating gate	148	6,3	2µs

Table II: Noise comparison to previous works

#### ACKNOWLEDGEMENTS

This work has been supported by:

 AIDA project (Advanced European Infrastructures for Detectors at Accelerators), co-funded by the Commission European within Framework Programme 7 Capacities, Grant Agreement 262025.

 National project "Development of **New Detectors for the Future Colliders** in Particle Physics" (Ref: FPA2010-21549-C04-01)