


# Firmware development and testing of the ATLAS Pixel Detector / IBL ROD card



G. Balbi<sup>1</sup>, D. Falchieri<sup>1</sup>, A. Gabrielli<sup>1</sup>, L. Lama<sup>1</sup>, R. Travaglini<sup>1</sup>

M. Backhaus<sup>2</sup>, M. Bindi<sup>3</sup>, S-P. Chen<sup>4</sup>, T. Flick<sup>6</sup>, M. Kretz<sup>5</sup>, A. Kugel<sup>5</sup>, M. Wensing<sup>6</sup> for the ATLAS Pixel Collaboration


<sup>1</sup>University - INFN Bologna, <sup>2</sup>CERN, <sup>3</sup>Goettingen, <sup>4</sup>UW Seattle, <sup>5</sup>ZITI Mannheim-Heidelberg, <sup>6</sup>Wuppertal *alessandro.gabrielli@bo.infn.it* 

#### **Abstract**

The ATLAS Experiment is reworking and upgrading systems during the current LHC shut down. In particular, the Pixel detector has inserted an additional inner layer called Insertable B-Layer (IBL). The Readout-Driver card (ROD), the Back-of-Crate card (BOC), and the S-Link together form the essential frontend data path of the IBL's off-detector DAQ system. The strategy for IBLROD firmware development was three-fold: keeping as much of the PixelROD datapath firmware logic as possible, employing a complete new scheme of steering and calibration firmware and designing the overall system to prepare for a future unified code version integrating IBL and Pixel layers. Essential features such as data formatting, frontend-specific error handling, and calibration are added to the ROD data path. An IBLDAQ testbench using realistic frontend chip model was created to serve as an initial framework for full offline electronic system simulation. In this document, major firmware achievements concerning the IBLROD data path implementation, tested in testbench and on ROD prototypes, will be reported. Recent Pixel collaboration efforts focus on finalizing hardware and firmware tests for IBL. Time plan is to approach a final IBL DAQ phase by the end of 2014.


#### The ATLAS IBL ROD card

Number of pixels  $6.02 \times 10^6$ Pixel size :  $50 \times 250$  um  $\langle R \rangle = 33$  mm |Z| < 33.2 cm 14 Staves 224 Modules




The ATLAS experiment at LHC planned to upgrade the existing Pixel Detector with the insertion of an innermost silicon layer, called **Insertable B-layer (IBL)**. The project has been designed in order to increase the tracking robustness against failures as well as to improve the measurements precision even at the higher LHC luminosities. The IBL has been **installed during the current LHC shutdown**.

IBL read-out electronics has been redesigned in order to accomplish increased performances. A new front-end ASIC, called FE-I4 has been developed to take the larger occupancy and bandwidth into account. Two limiting factors (obsolescence of components and the maximum bandwidth of VME bus, currently used to readout data during calibration runs) led to a new off-detector design, consisting of two 9U-VME cards: Back-of-Crate (BOC) and Read-Out Driver (ROD) respectively implementing optical I/O interface and data processing.



Xilinx Spartan 6 LX150-FGG900




# Firmware Blocks FE command processor eventID & trigger processor VHDL blocks VHDL blocks VHDL blocks microprocessor peripherals address decoder bus bridge busy\_block register block **ROD** half slave1 12b@ BOC SLink0/2 half slave2

Data taking with 32 FeI4 emulators per BOC-ROD, event frame with 8 random hits Data taking with 2 real FeI4 (with 6 multiplexed copies) on 8 channels (1 SLink) up to 200 KHz TIM trigger rate: 200 KHz, Test with a TIM-BOC-ROD, ROBIN + PC at CERN

### **Calibration Runs**

SLink1/3



## Summary

The 14 RODs for the 14 staves of IBL have already been delivered to CERN and, currently, these boards are running in USA15. Spare 6 boards are still under rework and will be delivered also to CERN very soon. ROD Firmware is done, each board can interface with 32 FEI4 chips, data taking and calibration also work. The entire software-firmware system debug is ongoing so that the ROD code is continuously under development for a fine-tuning.

The IBL ROD card is also going to be used for the Pixel Layer 2 readout upgrade, still by the end of 2014. Particularly, 26 boards will be used for the layer 2, and the IBL firmware will be slightly adapted to interface with FEI3 chips instead of FEI4 ones.