


Firmware development and testing of the ATLAS Pixel Detector / IBL ROD card

G. Balbi¹, D. Falchieri¹, A. Gabrielli¹, L. Lama¹, R. Travaglini¹
M. Backhaus², M. Bindi³, S-P. Chen⁴, T. Flick⁶, M. Kretz⁵, A. Kugel⁵, M. Wensing⁶ for the ATLAS Pixel Collaboration
¹University - INFN Bologna, ²CERN, ³Goettingen, ⁴UW Seattle, ⁵ZITI Mannheim-Heidelberg, ⁶Wuppertal
alessandro.gabrielli@bo.infn.it

Abstract

The ATLAS Experiment is reworking and upgrading systems during the current LHC shut down. In particular, the Pixel detector has inserted an additional inner layer called Insertable B-Layer (IBL). The Readout-Driver card (ROD), the Back-of-Crate card (BOC), and the S-Link together form the essential frontend data path of the IBL's off-detector DAQ system. The strategy for IBLROD firmware development was three-fold: keeping as much of the PixelROD datapath firmware logic as possible, employing a complete new scheme of steering and calibration firmware and designing the overall system to prepare for a future unified code version integrating IBL and Pixel layers. Essential features such as data formatting, frontend-specific error handling, and calibration are added to the ROD data path. An IBLDAQ testbench using realistic frontend chip model was created to serve as an initial framework for full offline electronic system simulation. In this document, major firmware achievements concerning the IBLROD data path implementation, tested in testbench and on ROD prototypes, will be reported. Recent Pixel collaboration efforts focus on finalizing hardware and firmware tests for IBL. Time plan is to approach a final IBL DAQ phase by the end of 2014.



The ATLAS IBL ROD card



Number of pixels 6.02×10^6
Pixel size : $50 \times 250 \mu\text{m}$
 $\langle R \rangle = 33 \text{ mm}$ $|Z| < 33.2 \text{ cm}$
14 Staves 224 Modules

The ATLAS experiment at LHC planned to upgrade the existing Pixel Detector with the insertion of an innermost silicon layer, called **Insertable B-layer (IBL)**. The project has been designed in order to increase the tracking robustness against failures as well as to improve the measurements precision even at the higher LHC luminosities. The IBL has been installed during the current LHC shutdown.

IBL read-out electronics has been redesigned in order to accomplish increased performances. A new front-end ASIC, called **FE-14** has been developed to take the larger occupancy and bandwidth into account. Two limiting factors (obsolescence of components and the maximum bandwidth of VME bus, currently used to readout data during calibration runs) led to a new off-detector design, consisting of two 9U-VME cards: **Back-of-Crate (BOC)** and **Read-Out Driver (ROD)** respectively implementing optical I/O interface and data processing.



ROD Test Procedure

Available under Shared Documents at:


ATLAS Insertable B-Layer > Off-detector WG >
> Shared Documents > Readout System > Drafts

The manual is being upgraded with the description of the specifications required by each firmware block. In particular the following paragraphs describe each block:

- Functionality
- External interfaces
- Input data format
- Output data format
- Performances
- Implementation
- Error handling
- Registers

IBL ROD BOC Manual

Developer Version



B. Chen¹, D. Falchieri², A. Kugel³
1) University of Washington EE/Physics, Seattle
2) University of Bologna and INFN, Bologna
3) ZITI, University of Heidelberg

ROD

This is the Logbook of ROD

ROD:T3M00289 SENT
ROD:T3M00290 SENT
ROD:T3M00291 SENT
ROD:T3M00293 SENT
ROD:T3M00300 SENT
ROD:T3M00298 SENT
ROD:T3M00299 SENT
ROD:T3M00301 SENT
ROD:T3M00302 SENT
ROD:T3M00303 SENT
ROD:T3M00292 SENT
ROD:T3M00294 DONE
ROD:T3M00295 SENT
ROD:T3M00296 SENT
ROD:T3M00297 SENT


To validate the ROD boards a test procedure has been designed: a set of independent tasks are carried out on each board to test the individual features and I/O communication ports.

T3M00289

Created Wednesday 05 February 2014



- CERN 28/01/2014 Wednesday
- Visual inspection
- Power supply test
- Temperature test
- PLL Clock test
- Jtag chain check
- V5-S6 Bus check
- BOC2ROD
- AA55 0
- AA55 90
- AA55 180
- AA55 270
- Counter_0
- Counter_90
- Counter_180
- Counter_270
- SSRAM 200MHz
- DDR2 S6
- A
- B
- Ethernet S6
- DDR2 V5
- Power supply screws substituted
- ROD BUS
- PROM Standard FW program
- TIM+
- ROD2BOC (S-Link + Ctrl)
- Loaded prom Files (Leds V5 + first_check S6)

Firmware Blocks



Data taking with 32 FeI4 emulators per BOC-ROD, event frame with 8 random hits
Data taking with 2 real FeI4 (with 6 multiplexed copies) on 8 channels (1 SLink) up to 200 KHz
TIM trigger rate: 200 KHz, Test with a TIM-BOC-ROD, ROBIN + PC at CERN

Calibration Runs



Summary

The 14 RODs for the 14 staves of IBL have already been delivered to CERN and, currently, these boards are running in USA15. Spare 6 boards are still under rework and will be delivered also to CERN very soon. ROD Firmware is done, each board can interface with 32 FE14 chips, data taking and calibration also work. The entire software-firmware system debug is ongoing so that the ROD code is continuously under development for a fine-tuning. The IBL ROD card is also going to be used for the Pixel Layer 2 readout upgrade, still by the end of 2014. Particularly, 26 boards will be used for the layer 2, and the IBL firmware will be slightly adapted to interface with FE13 chips instead of FE14 ones.