



### The Serial Link Processor for the Fast TracKer (FTK) at ATLAS

#### Pierluigi Luciano

PHD student at University of Cassino Fellow at INFN

TIPP 2014 Amsterdam 3/6/2014

### Outline

- Brief overview of ATLAS Tracking Detector.
- Where FTK is inserted in the baseline TDAQ.
- The FTK architecture and the Processing Unit.
- The Associative Memory chip.
- The boards to pack AMchips: AMBSLP and LAMBSLP.
- The tests of the integrated AM system.

#### FTK: the Online Silicon Detector Tracker for **ATLAS** upgrade

- FTK reconstructs charged particle trajectories in the silicon tracker (Pixel & SCT) at "1.5" trigger level.

- Extremely difficult task

560 mm


275 mm 149.6 mm 88.8 mm R=0 mn η = 2.2 -

- 100 KHz input event rate
- -~70 pile-up events at top luminosity.

2720.2 2505

2710

2115.2



Pixel


end-car


z=0 mm

Pixel barrel


# An online silicon detector tracker for the ATLAS upgrade

- FTK reconstructs charged particle trajectories in the silicon tracker (Pixel & SCT) at "1.5" trigger level.
- Extremely difficult task
  - 100 KHz input event rate
  - ~70 pile-up events at top luminosity.






### "1.5" Level Trigger processor




- Silicon data currently used only locally (ROI) and late in Level 2.
- FTK reconstructs all tracks with pT>1 GeV/c in time for Level 2.
- Track parameters are computed with full detector resolution.


### **FTK architecture**




#### **Processing Unit: Pattern Matching & Track Fitting**




#### **Processing Unit: Pattern Matching & Track Fitting**



### AM chip working principle




### **Associative Memory Board**



- The Input FPGA distributes silicon HITs to the 4 LAMBs. - The matched **ROADs** are collected from the OUT FPGA.

### **The Processing Unit architecture**




#### **Recent developments of the Associative Memory chip**



### AM chip 04:

- Package: PQ208
- Parallel I/O interface
- 8k patterns
- Crazy routing of LAMB



# More performance needed with the new AMChip06 (128 Kpatterns)


- Increase the number of pads.
- Use BGA package for more pins
- Simplify LAMB routing

### Idea: serial link to transmit the data<sup>2</sup>

### **Associative Memory Chip - Family 05**


# We bought a *IP-CORE* to provide the *chip* with serialisers and deserialisers.

#### MiniAMChip05




Package: QFN 64 Die: 3.7 mm<sup>2</sup> Board: MiniLAMB-SLP Status: under test

#### AMChip05




Package: BGA 23 x 23 mm Die: 12 mm<sup>2</sup> Board: LAMB-SLP Status: submitted

### LAMB-SLP




- The final LAMB-SLP board will be ready in short time.
  In one LAMB-SLP board will have 16 Amchips.
  - $\rightarrow$  for a total of ~2 M of **patterns**
- The routing is simplified.

 This is a prototype of LAMB-SLP board with 4 MiniAM05 chips.
 → This board is important to confirm our idea and our solution on Serial Link.




### MiniLAMB-SLP & LAMB-SLP



Serial Link.




### MiniLAMB-SLP & LAMB-SLP




- The final **LAMB-SLP** board will be ready in short time.
- In one LAMB-SLP board will have 16 Amchips.
- $\rightarrow$  for a total of ~2 M of **patterns**
- The routing is simplified.

 This is a prototype of LAMB-SLP board with 4 MiniAM05 chips.
 → This board is important to confirm our idea and our solution on Serial Link.



### **AMB-SLP** board

#### The **AMBSLP** (Serial Link Processor) board design:



#### **Interface:**

- 12 input buses @ 24Gbps
- 16 output buses @ 32Gpbs

#### **Three FPGA:**

- 1 for the input data distribution (ARTIX-7)
- 1 for the output data distribution (ARTIX-7)
- 1 FPGA for the data control logic (SPARTAN 6)

We used only serial standard for data distribution to and from the AM chips  $$_{
m 17}$$ 

### **Test Stand**

#### Complete test with:

- AMB-SLP board.
- MiniLAMB-SLP board.
- MiniAMchip05
- Crate VME.











We perform a Serial Link's test with a
PRBS Generator.
We used a IBERT core in Xilinx's ISE.

### **Serial Links**

# Both input and output serial links characterized for signal integrity.



- Serial Link @ 2 Gb/s
   → Input path
- FPGA to FANOUT to AM Chip
- Intermediate buffers
- → Output path
- AM Chip to FPGA
- Intermediate repeater




### Result

### - Types of measure:

- Eye diagram
- Jitter Analysis

- BER

Send PRBS data and check with PRBS checker:
 BER < 10<sup>-14</sup>



### Conclusion

- FTK has a very large computing power and complex I/O network.
- The new AMchip serialized I/O simplifies substantially the board designs, AMBSLP and LAMBSLP.
- The AMBSLP and LAMBSLP contains hundreds of 2Gb/s serial links for a total traffic of 200 GB/s.
- The tests of the integrated AM system is successful and the performances are as expected.

### Thank You!!