A PCIe Gen3 based readout for the LHCb upgrade.

M Bellato¹, G Collazuol⁴, I D'Antone,³ P Durante², D Galli⁵, B Jost², I Lax³, G Liu², U Marconi³, N Neufeld², R Schwemmer² and V Vagnoni³

¹ INFN Sezione di Padova

² CERN European Centre for Nuclear Research

³ INFN Sezione di Bologna

⁴ Università di Padova and INFN Sezione di Padova

⁵ Università di Bologna and INFN Sezione di Bologna

Production Editor, *Journal of Physics: Conference Series*, IOP Publishing, Dirac House, Temple Back, Bristol BS1 6BE, UK

E-mail: umberto.marconi@bo.infn.it

Abstract. The architecture of the data acquisition system foreseen for the LHCb upgrade, to be installed by 2018, is devised to readout events trigger-less, synchronously with the LHC bunch crossing rate at 40 MHz. Within this approach the readout boards act as a bridge between the front-end electronics and the High Level Trigger (HLT) computing farm. The readout board baseline ATCA-based design requires dedicated crates and foresees the implementation of a local area network protocol directly in the readout board FPGAs. The alternative solution proposed here consists in building the readout boards as PCIe peripherals of the event-builder servers. The main architectural advantage is that protocol and link-technology of the event-builder can be left open until very late, to profit from the most cost-effective industry technology available at the time of the LHC LS2.

1. Introduction

The LHCb experiment is designed to perform high-precision measurements of CP violation and search for New Physics by exploiting the decays of the beauty and charm hadrons copiously produced at the LHC. LHCb is expected to take in excess of 8 fb⁻¹ by 2018 by recording data at a constant luminosity of $4. \times 10^{32}$ cm⁻²s⁻¹ (twice the design luminosity and more than a factor four the average number of interactions per crossing at $\mu = 1.5$). During the period 2015-2018 the accelerator will increase the total center-of-mass energy to 13 TeV and will decrease the bunch spacing from the current 50 ns to 25 ns. Accordingly the amount of beauty and charm quarks generated by LHC will double, while the pileup of the events will reduce by a factor two. The prospect to augment the physics yield in the LHCb dataset looks therefore very promising.

Unfortunately, the LHCb capabilities are reduced because of the limited bandwidth available to the HLT, which is constrained by design to the hardware trigger maximum bandwidth of 1 MHz. This bandwidth limitation puts a hard limit of about 2 fb⁻¹2 that can be recorded per year. Additionally, the limited detector data available to the HLT trigger would limit the physics yield for hadronic decays even at higher trigger rates.

In order to remove these design limitations we plan to upgrade the spectrometer by 2018. The strategy for the upgrade consists of ultimately in removing the first-level hardware trigger



Figure 1. The ATCA-based readout system for the LHCb upgrade. A readout board (TELL40) is an ATCA compliant carrier-board, equipped with four active AMC40-card mezzanines.

to run the detector in a trigger-less mode. The Letter Of Intent [1] and the Framework TDR [2] document the plans for the upgraded detector. By running the detector at a leveled constant luminosity of $1 - 2 \times 10^{33}$ cm⁻²s⁻¹ the upgraded detector will enable the LHCb experiment to increase the yield of semi-leptonic decays with muons by a factor of 10, the yield of hadronic decays by a factor 20 and to record at least 50 fb⁻¹ of data in total, .

The architecture is designed to allow for data transmission directly to the HLT computing farm synchronously with the LHC bunch-crossing at the full rate of 40 MHz. This requires in the order of 12.000 GBT optical links (radiation-tolerant, error-correcting link, developed for the LHC experiments by the CERN electronics group) [3] for a corresponding throughput of about 40 Tb/s. However, initially and during times of temporary congestion the data transfer rate will be tuned by means of a new Low Level Trigger (LLT), based on custom hardware, which will allow to vary the HLT input frequency in a range between 10 and 40 MHz.

In the proposed baseline readout architecture, shown in Figure 1, the readout boards (TELL40) act as the event buffers and data format converters for the injection of the event fragments into the HLT computing farm for event building and event selection. The TELL40 consists of an ATCA compliant carrier-board hosting up to four active AMC40-card pluggable modules. Each AMC40-card is equipped with a single powerful FPGA (ALTERA Stratix V or newer) used for establishing high-speed serial connections and data processing. The proposed AMC40-card prototype provides 24 GBT-link input and 12 LAN-link output. The 24 input deliver a maximum amount of user-data of 77 Gb/s in the GBT standard mode and 115 Gb/s in wide mode. For the injection of the event fragments into the event-builder it has been foreseen to implement a local area network protocol directly in the FPGA of the AMC40-card. The LAN

candidate technology is 10 GbEthernet.

One can observe that the baseline implementation requires dedicated crates and that the implementation of the Ethernet protocol on FPGA is rather expensive, requiring the consumption of about 20% of the FPGA resources. In addition, the implementation of the network protocol requires buffering in the sender card and this implies the inclusion of a DDR3 memory interface to the FPGA. Modern LAN protocols use fast serializers (14 Gbit/s for FDR InfiniBand for instance) to reduce the number of lanes on the network. It can be expected that at the time-frame of the LHCb upgraded 25 Gbit/s serializers will be widely used in the LAN. However, for the majority of the serializers driving the GBT links, 6 Gbit/s is sufficient. Unfortunately, not all combinations of fast and slow serializers are readily available for any given device-family of FPGA.

2. An alternative readout using PCI Express.

PCI Express (PCIe) is the high-speed serial computer expansion bus standard designed to replace the older PCI bus. PCIe devices communicate via point-to-point serial links between PCIe ports allowing both to send/receive requests and interrupts. At the physical level a link is composed of one or more lane. Each lane is composed of two differential signaling pairs: one pair for receiving the other for transmitting. Low-speed peripherals use a single-lane link, while, for instance, a graphics adapter board (GPU) typically uses a much wider 16-lane link. PCIe communication is encapsulated in transaction layer packets (TLP) and the Data Link Layer ensure reliable delivery of the TLP between two endpoints via an acknowledgement protocol. Like other high data rate serial interconnect systems, PCIe has a protocol and processing overhead due to the additional CRC and acknowledgements. The nowadays available standard PCIe generation 3 (PCIe-3) carries a bit rate of 8 Gbit/s per lane, with on overhead of about 1%, due to a 128b/130b encoding scheme.

The readout solution based on PCIe-3, currently under study as an alternative solution to the ATCA-based readout, consists of developing the LHCb readout boards as PCIe-3 standard boards, named PCIe40, which act as add-on cards in the motherboards of the HLT eventbuilder servers. In this approach, represented schematically in Figure 2, data from the front-end electronics are transmitted over the GBT-links directly to the event-builder PCs RAM via the PCIe40. The PCIe40 is directly connected to the motherboard through 16-lane edge-connector. Consecutive event fragments transmitted from the front-end electronics are received and buffered at the PCIe40 in Multi Event Packets (MEP) of suitable size and then copied into the eventbuilder server RAM by means of DMA through PCIe.

Modern FPGAs, like for instance the above mentioned ALTERA Stratix V, offer several embedded PCIe-3 hard IP blocks to implement the protocol. The PCIe hard IP blocks available in the FPGAs are generally very efficient: one 8-lane block uses less than 1% of the resources. The Stratix V allows to instantiate two PCIe-3 8-lane hard IP devices that can be merged to one 16-lane interface to reach the theoretical transmission capability of 128 Gbit/s. The PCIe40 card logic scheme is shown in Figure 3. It can be equipped with 24 (or 36) input optical-toelectrical transducers, connected to a single FPGA (a newer ALTERA, Arria 10, for instance) and a PCIe switch chip, which is needed to merge two 8-lane PCIe-3 IP blocks to one 16-lane PCIe edge-connector. The PLX company offers a wide range of components (PXE 8733 chip as an example) to implement the required switch functionality at low cost and low power.

Apart from potential cost-savings there are several advantages with the PCIe proposed solution:

• PCIe reduces the FPGA firmware complexity of the readout board with respect to the AMC40. No higher level network and data transport protocol is needed. The network and higher level transport protocols are provided by the OS of the cards host system.



Figure 2. The PCIe based readout system. The PCIe40 readout boards are directly connected to the event-builder PCs through 16-lane PCIe edge-connector.

- PCIe solution increases the DAQ flexibility. Different DAQ schemes can be easily implemented in software compared to hardware description languages in FPGA.
- Due to the buffering capacity and flexible DAQ scheme, many more choices for network technologies and devices are available to implement the DAQ network. We do not need to rely on the availability of expensive carrier-class routers (with deep buffers) and pay for many advanced features which are not needed in our system.
- PCIe is most likely the most long lived protocol, apart from Ethernet. PCIe Gen4 is being actively developed and there is a strong push for its development from co-processor and network vendors. For example a single port 100 Gigabit Ethernet network card requires a 16-lane PCIe-3 slot. Even if the to be developed PCIe Gen4 standard should not be backward compatible, which is unlikely, it is clear that suitable, low-cost, bridge ASICs will be available, as is the case today for PCIe Gen1, Gen2 and legacy PCI.
- It automatically leverages any development, which will come up in the world of high-end Intel based servers, which is one of the most advanced and fast-moving technologies available with a huge market-base.

3. GPU emulation of the PCIe40 data traffic.

In order to assess the feasibility of the readout project based on the PCIe40 boards we aimed to measure the effective bandwidth available to PCIe boards writing data into the RAM of modern host PCs. To emulate a PCIe40 board we used exploiting PCIe-3 based GPUs equipped with 16-lane edge-connectors. The assumption is that a GPU transferring data unidirectionally from its internal memory to the host CPU memory behaves similarly to a PCIe40. As a matter of fact they both use DMA memory-to-memory data transfer through the PCIe link. We measured the performance of several GPUs and motherboards combined systems, arranged in different setups at Bologna, CERN and Padova. In any case, the hardware used for tests is the very first commercially available that support PCIe-3. We used the CUDA (Compute Unified Device



Figure 3. The PCIe40 readout board logic scheme.

Architecture by NVIDIA) API to develop our own test programs, or to adapt preexisting ones, to vary the dimension of the record to be transferred, the number of active threads and the type of allocated memory. It is worth mentioning here that GPUs can directly access page-locked (pinned) host memory only (the host operating system never swaps pinned memory to disk). Therefore the best performance can be achieved by allocating pinned memory (using cudaMallocHost). The size of records to be transferred have been varied in a wide range between 10 kB up to 2 GB. We tested the stability by long lasting repeated measurements. We generally measured transfer rate above 100 Gb/s by transferring record size greater than few MB. Table 3 summarizes the results.

Table 1. GPU data transfer to the host RAM. Setup index distinguishes the various assemblies used for test: 1) GPU NVIDIA GTX770, motherboard Supermicro X9DRD-iF; 2) GPU GTX Titan, motherboard ASRock - Z77 Extreme; 3) Twofold synchronous data transfer using identical PCIe-2 GPUs NVIDIA Tesla K20m, connected to the PCIe-3 motherboard slots, motherboard Supermicro X9DRG-HF.

Setup	Record Size (MiB)	Bandwidth (Gb/s)	$\sigma~({\rm Gb/s})$
1	32	101.3	0.1
1	1500	101.8	0.1
2	2000	102.4	0.1
3	32	107.3	0.1

Results of measurements, collected with the Setup 1 (see Table 3 for explanation), are shown in Figure 4. The measurements show the dependence of the bandwidth on the record size and the stability of the performance on the long run, lasting for several hours.



Figure 4. On the left, the measured bandwidth versus the record size. On the right, repeated measurements, with data record size set to 32 MiB (the entire measurement process lasted for about 6 hours).

On the basis of these results we can conclude that it is possible to reach more than 90% of the theoretical bandwidth of PCIe for a long time without spurious drops in performance. The GPU uses 256 byte PCIe transfers instead of the maximum of 2 kB. More throughput might be achievable by reducing the overhead. The PC hardware can already now handles the bandwidth of 24 GBT-links of approximately 77 Gb/s with about 30% margin. CPU time spent in kernel space (the part that is actually responsible for handling the DMA transfers) was about 50% of one core. This should also decrease with bigger transfer sizes. We observed that locking the process to a particular set of memory and CPU is necessary for achieving stable throughput (the measured average throughput does not depend on the locking, which shows that the QPI link between CPUs can also handle the necessary bandwidth). We consider these achievements as an important step to demonstrate the feasibility of the PCIe based readout for the LHCb upgrade.

References

- The LHCb Collaboration. Letter of Intent for the LHCb Upgrade. CERN-LHCC-2011-001; LHCC-I-018. Available at "http://cds.cern.ch/record/1333091/files/LHCC-I-018.pdf".
- The LHCb Collaboration. Framework TDR for the LHCb Upgrade: Technical Design Report. CERN-LHCC-2012-007; LHCb-TDR-12 Available at http://cds.cern.ch/record/1443882/files/LHCB-TDR-012.pdf
- [3] P Moreira, R Ballabriga, S Baron, S Bonacini, O Cobanoglu, F Faccio, T Fedorov, R Francisco, P Gui, P Hartin, K Kloukinas, X Llopart, A Marchioro, C Paillard, N Pinilla, K Wyllie, B Yu. The GBT project. Available at http://ds.cern.ch/record/1235836/files/p342.pdf