

The Gigabit Link Interface Board (GLIB) ecosystem

This content has been downloaded from IOPscience. Please scroll down to see the full text.

2013 JINST 8 C03012

(http://iopscience.iop.org/1748-0221/8/03/C03012)

View [the table of contents for this issue](http://iopscience.iop.org/1748-0221/8/03), or go to the [journal homepage](http://iopscience.iop.org/1748-0221) for more

Download details:

IP Address: 137.138.125.163 This content was downloaded on 08/07/2014 at 08:30

Please note that [terms and conditions apply.](iopscience.iop.org/page/terms)

RECEIVED: *November 16, 2012* ACCEPTED: *January 13, 2013* PUBLISHED: *March 11, 2013*

TOPICAL WORKSHOP ON ELECTRONICS FOR PARTICLE PHYSICS 2012, 17–21 SEPTEMBER 2012, OXFORD, U.K.

The Gigabit Link Interface Board (GLIB) ecosystem

P. Vichoudis,*a*,¹ **J. Andresen,***^b* **S. Baron,***^a* **M. Barros Marin,***^a* **V. Bobillier,***^a*

^aCERN, Geneva, Switzerland ^bFNAL, Batavia, U.S.A.

E-mail: Paschalis.Vichoudis@cern.ch

ABSTRACT: The Gigabit Link Interface Board (GLIB) project is an FPGA-based platform for users of high-speed optical links in high energy physics experiments. The major hardware component of the platform is the GLIB Advanced Mezzanine Card (AMC). Additionally to the AMC, auxiliary components are developed that enhance GLIB platform's I/O bandwidth and compatibility with legacy and future triggering and/or data acquisition interfaces. This article focuses on the development of the auxiliary components that together with the GLIB AMC offer a complete solution for beam/irradiation tests of detector modules and evaluation of optical links.

KEYWORDS: Data acquisition circuits; Modular electronics; Digital electronic circuits

J. Chramowitz,*^b* **S. Haas,***^a* **M. Hansen,***^a* **M. Joos,***^a* **L. Lobato Pardavila,***^a* **P. Petit,***^a* **A. Prosser***^b* **and F. Vasey***^a*

¹Corresponding author.

Contents

1 Introduction

The Gigabit Link Interface Board (GLIB) [\[1\]](#page-9-1) is an FPGA-based system for users of high-speed optical links in high energy physics experiments. The GLIB serves both as a platform for the evaluation of optical links in the laboratory as well as a triggering and/or data acquisition system in beam or irradiation tests of detector modules. The major hardware component of the platform is the GLIB Advanced Mezzanine Card (AMC) [\[2\]](#page-9-2) that can be used either on a bench or in a μ TCA [\[3\]](#page-9-3) crate. The GLIB AMC is based on a Xilinx Virtex-6 FPGA with Multi-Gigabit Transceivers (MGT) operating at rates of up to 6.5 Gb/s. This performance matches comfortably the specifications of the Gigabit Transceiver (GBT) [\[4\]](#page-9-4) and Versatile Link [\[5,](#page-10-0) [6\]](#page-10-1) projects with targeted data rate of 4.8 Gb/s.

Figure [1](#page-3-2) illustrates GLIB-based system configurations. The baseline configuration of a GBT-Versatile Link-GLIB system is shown at the top. Front-end (FE) ASICs are electrically connected to the GBT ASIC through e-links [\[7\]](#page-10-2) while the GBT high-speed serial data-streams are converted to/from the optical domain through the Versatile Transceiver [\[8\]](#page-10-3). At the other end, the GLIB system converts data to/from the optical domain, implements the GBT data transmission protocol [\[9\]](#page-10-4) and codes/decodes the user payload at the link back-end. An alternative configuration, useful for intermediate prototyping, is shown at the bottom with one GLIB interfacing to FE ASICs and VTRx, thus emulating the GBT, and a second GLIB at the back-end.

Figure [2](#page-4-1) shows a picture of the production version of the GLIB AMC, highlighting the two high-pin count (HPC) FMC Mezzanine Card (FMC) [\[10\]](#page-10-5) sockets. The presence of the HPC FMC sockets is a big advantage since they provide additional user-specific I/O, high-speed transceivers and clock lines that can be used to extend the I/O connectivity of the GLIB AMC. For that reason, most of the auxiliary boards developed for the GLIB platform adopt the FMC format. The purpose

B. Intermediate Prototyping Configuration

Figure 1. GLIB configurations. Top: a GBT-Versatile Link system with the GLIB at the back-end. Bottom: a GLIB interfacing to FE ASICs and VTRx with a second GLIB at the back-end.

of the auxiliary boards is to enhance the GLIB AMC compatibility with legacy and future triggering and/or data acquisition interfaces as well as its I/O bandwidth when in bench-top operation. In addition to the auxiliary cards, a Graphical Users Interface (GUI) has also been developed in order to ease the platform's access and control. All hardware and software components developed around the GLIB AMC card are often referred-to as the GLIB "ecosystem" and will be described in the following sections.

2 GLIB ecosystem hardware

2.1 TTC FMC

The first auxiliary add-in board developed is a low-pin count FMC based on a commercial Clock & Data Recovery (CDR) integrated circuit for interfacing the GLIB AMC with the Trigger, Timing and Control (TTC) system used currently in the LHC experiments. This FMC mainly serves for bench-top systems, since when the GLIB AMC inserted in a μ TCA crate, it can TTC information through the backplane. However, the TTC FMC could also serve in μ TCA systems that do not incorporate special hardware (such as the CMS-designed AMC13 [\[11\]](#page-10-6)) able to receive and forward TTC information over the backplane.

Figure [3](#page-5-1) shows a diagram of the TTC FMC illustrating its main components. The board functions as following: it receives the 160 Mbps bi-phase mark encoded bit-stream from an optical source in one of its two optical inputs (ST type receiver or SFP socket), extracts the 160 MHz clock and data and forward them to the FPGA of the carrier card for further decoding of the data stream. Additionally, a dedicated chip divides the recovered 160 MHz clock by 4 providing an additional 40 MHz clock required for the majority of LHC-based systems. The determinism in the phase of the 40 MHz clock is ensured by the carrier's FPGA TTC decoding logic that controls the operation

Figure 2. Picture of the GLIB AMC, highlighting the two FMC sockets.

of the clock divider. The FMC includes as well an optional logic circuit that detects the status of the CDR and forces the cross-point switch to use the local oscillator as source when the CDR is not yet initialized. Moreover, the cross-point switch serves for selecting which two FMC clock lines to drive, making the TTC FMC also compatible with legacy FMC carriers.^{[1](#page-4-2)} Figure [4](#page-6-0) shows a picture of the latest version of the TTC FMC that is expected to enter production in early 2013.

Jitter analysis and decomposition were made on the TTC FMC mezzanine using an Agilent 91204A oscilloscope. The TTC signal was delivered to the TTC FMC through TTCvi and TTCex modules, and the clock source was delivered by an 81133A Agilent generator. Several channel occupancy scenarios were tested (idle TTC frame, 100 kHz trigger rate on channel A, or full channels A and B). The performance was very satisfying, with a TIE jitter of about 11 ps rms for an idle frame, and about 13 ps rms for a TTC frame with channels A and B continuously transmitting. The jitter measurements are summarized in table [1.](#page-5-2)

2.2 Versatile Link FMC

Within the context of the Versatile Link Project, radiation-hard optical modules such as the Versatile Link transceiver (VTRx) and the Versatile Link twin transmitter (VTTx) have been developed in order to convert GBT high-speed serial data-streams to/from the optical domain. In order to interface these modules with the GLIB AMC, we have developed the Versatile Link FMC. The first prototype of the board carries only the VTRx while the second version, which is currently under development, is able to host both the VTRx and VTTx modules. This functionality is very

¹Between 2008 and 2010, there were three (one draft and two official) releases of the FMC specification, differing in the direction of the dedicated FMC clocks.

Figure 3. Diagram of the TTC FMC.

Table 1. Jitter measured on the 40 MHz clock recovered by the TTC FMC, for idle and full TTC frames.

| | TTC FMC | TTC FMC |
|-------------------------------|-------------------------|-------------------------|
| | (TTC channels A&B idle) | (TTC channels A&B full) |
| Cy ₂ cy Jitter | 8 ps rms | 8 ps rms |
| Period Jitter | 5 ps rms | 5 ps rms |
| Random Jitter decomposition | 4 ps rms | 4.5 ps rms |
| Periodic jitter decomposition | 11.5 ps rms | 12 ps rms |
| TIE Jitter | 11 ps rms | 13.5 ps rms |

important since it allows the evaluation of Versatile Link components in the laboratory and more generally of GBT-based systems by integrating them in an FPGA-based environment as the GLIB. Figure [5](#page-6-1) shows pictures of Versatile Link FMCs. The Versatile link FMC is expected to be available in the 2nd half of 2013.

2.3 E-link FMC

As mentioned in the introduction, future FE ASICs will be connected to the GBT ASIC through electrical serial links, known as e-links. Each e-link comprises three differential pairs (following the JEDEC SLVS signalling standard): one pair provides the clock driven by the GBT while the other two carry data information flowing in both directions. The e-links are specified to operate at

Figure 4. Picture of the TTC FMC.

Figure 5. Pictures of Versatile Link FMCs: left: the first version carrying a VTRx. Right: the second version that can carry both VTRx and VTTx modules.

3 possible data rates: 80, 160 & 320 Mb/s. In order to interface e-link-based ASICs with the GLIB AMC we have developed the e-link FMC. This board has five micro-HDMI connectors in its frontpanel, each one providing two input and two output differential pairs as well as I2C interface and ground connections. The individually shielded differential pairs of the HDMI cables are specified for data rates up to 3.7 Gb/s, covering largely the maximum e-link data rate. In order to enable the

Figure 6. The e-link FMC.

FPGA to receive the differential signals driven by the e-link-based ASICs, an external translating stage from SLVS to LVDS has been developed. The translating stage is based on commercial LVDS devices with very low differential swing input (< 50 mV) and very large input common mode range $(0-4 \text{ V})$, thus covering the SLVS requirements.^{[2](#page-7-2)} Figure [6](#page-7-3) shows a diagram of the e-link FMC. The e-link FMC is expected to be available in the 2nd half of 2013.

2.4 AMC adapter

In order to enhance the I/O bandwidth of the GLIB when used as bench-top board, we have developed an adapter card that carries an AMC socket, taking advantage of the high-speed serial links available in the AMC connector of the GLIB. More specifically, the AMC adapter card implements a quad-lane PCIe 2.0 over cable interface based on a PCIe repeater providing a high bandwidth interconnection with a PC equipped with a commercial PCIe host adapter card. The card also includes an additional GbE interface and an external power connector. Figure [7](#page-8-3) shows the AMC adapter card attached to a GLIB. The AMC adapter is expected to be available in the 2nd half of 2013.

3 GLIB ecosystem software

At the lowest level, communication with the GLIB can be established via two channels: PCIe and Ethernet. Access to these interfaces requires specialized S/W which has to be developed by skilled engineers. In order to provide users of the GLIB with a tool that enables them to exploit the basic functions of the board without going through such a development cycle and in order to provide code

²Concerning the other direction, the differential pairs driven by the FPGA for this first e-link FMC prototype will use LVDS signaling levels for two reasons: A. The GBT (currently the only e-link-based ASIC) is able to receive LVDS levels and so will future ASICs relying on the same IP. B. Currently, there is no SLVS driver available in the market.

Figure 7. The AMC adapter card attached to a GLIB.

examples for users that want to implement their own S/W we have developed a Java based GUI for the GLIB which supports communication via both of the interfaces. This Java GUI consists of three main building blocks: the low level H/W access, classes for the handling of XML files and the graphical back end.

3.1 The XML classes

Each GLIB card comes with a generic IP core for its FPGA implementing the basic functionality of the board. This is the foundation on which users build their custom code. Both the core and the user code are controlled via 32 bit registers. The definition and location (in H/W address space) of these registers is not static. We have chosen to use an XML file for the modelling of the resources of a GLIB. The GUI package therefore contains classes that are able to un-marshal that XML file and to convert it into objects, representing registers or bit fields, which can be used by the H/W access code. A second XML file is used to record manual sequences of actions (reading and writing registers as well as delays) and to re-play them later on.

3.2 The low level S/W

This part of the S/W interfaces to the GLIB hardware and supports both Ethernet (UDP) and PCIe. As the access to the resources of the GLIB is based on the IPbus protocol [\[12\]](#page-10-7) there are classes that translate basic read and write operations into IPbus messages with proper framing. These classes are independent enough to be used for other (Java based) S/W projects but only provides a simple IPbus interface without support for command grouping. For access via Ethernet the whole code is in Java. As Java does not provide classes for the access to PCIe resources a device driver (io rcc) and an associated library (libio rcc.so), originally developed for the ATLAS TDAQ project, have been attached to the Java S/W by means of appropriate JNA wrappers. As the io_rcc S/W is only supported for Linux, PCIe based access via the GLIB GUI is only possible if the GUI is run on a Linux based embedded processor AMC or desktop PC with a PCIe cable interface.

3.3 The graphical back-end

Once started on a suitable PC, the GUI will present the user with several panels (a snapshot of the GUI is shown in figure [8\)](#page-9-5). Each of them provides functions of a certain category (simple register access, Status displays, list recording and replay, debugging tools). Users are able to add their own

Figure 8. Snapshot of the GLIB GUI.

panels to the GUI framework. Detailed documentation of the GUI is available at [\[13\]](#page-10-8). The entire S/W is available on a CERN SVN server and supported by the members of the GLIB team.

4 Summary

We reviewed the status of the GLIB ecosystem, a group of hardware and software components developed around the GLIB AMC card, which offers a complete solution for beam or irradiation tests of detector modules as well as for the evaluation of optical links in the laboratory. The production grade GLIB AMCs are just becoming available. FMCs follow, starting with the TTC FMC due to enter production in early 2013. Versatile Link and e-link FMCs as well as the AMC adapter are in prototyping stage and should become available in $2nd$ half 2013. More details and up-to-date information about the GLIB ecosystem can be found in the GLIB project web page [\[13\]](#page-10-8).

Acknowledgments

The authors would like to thank E. Hazen of Boston University for providing the FPGA firmware for the TTC decoding, originally developed for the AMC13.

References

- [1] P. Vichoudis et al., *The Gigabit Link Interface Board (GLIB), a flexible system for the evaluation and use of GBT-based optical links*, 2010 *JINST* 5 [C11007.](http://dx.doi.org/10.1088/1748-0221/5/11/C11007)
- [2] PICMG, *AMC.0 R2.0* (2006), [http://www.picmg.com/v2internal/specifications2.cfm?thetype=One&thebusid=1.](http://www.picmg.com/v2internal/specifications2.cfm?thetype=One&thebusid=1)
- [3] PICMG, *MTCA.0 R1.0* (2006), [http://www.picmg.com/v2internal/specifications2.cfm?thetype=One&thebusid=5.](http://www.picmg.com/v2internal/specifications2.cfm?thetype=One&thebusid=5)
- [4] P. Moreira et al., *The GBT project*, in Proceedings of the *Topical Workshop on Electronics for Particle Physics TWEPP 2009*, Paris France, 21–25 Sep 2009, [CERN-2009-006.](http://cdsweb.cern.ch/record/1235836)
- [5] L. Amaral et al., *The versatile link, a common project for super-LHC*, 2009 *JINST* 4 [P12003.](http://dx.doi.org/10.1088/1748-0221/4/12/P12003)
- [6] F. Vasey et al., *The versatile link common project: feasibility report*, 2012 *JINST* 7 [C01075.](http://dx.doi.org/10.1088/1748-0221/7/01/C01075)
- [7] S. Bonacini, K. Kloukinas and P. Moreira, *e-link: a radiation-hard low-power electrical link for chip-to-chip communication*, in Proceedings of the *Topical Workshop on Electronics for Particle Physics TWEPP 2009*, Paris France, 21–25 Sep 2009, [CERN-2009-006.](http://cdsweb.cern.ch/record/1235849)
- [8] J. Troska et al., *Versatile Transceiver developments*, 2011 *JINST* 6 [C01089.](http://dx.doi.org/10.1088/1748-0221/6/01/C01089)
- [9] S. Baron et al., *Implementing the GBT data transmission protocol in FPGAs*, in Proceedings of the *Topical Workshop on Electronics for Particle Physics TWEPP 2009*, Paris France, 21–25 Sep 2009, [CERN-2009-006.](http://cdsweb.cern.ch/record/1185010)
- [10] ANSI/VITA, *57.1-2008* (2010), [http://www.vita.com/fmc.html.](http://www.vita.com/fmc.html)
- [11] E. Hazen et al., *AMC13*, [http://www.amc13.info.](http://www.amc13.info/)
- [12] R. Frazier, G. Iles, D. Newbold and A. Rose, *Software and firmware for controlling CMS trigger and readout hardware via gigabit Ethernet*, in Proceedings of the *2nd International Conference on Technology and Instrumentation in Particle Physics TIPP 2011*, Chicago U.S.A., 9–14 Jun 2011, *[Phys. Procedia](http://dx.doi.org/10.1016/j.phpro.2012.02.516)* 37 (2012) 1982.
- [13] THE GLIB TEAM, *GLIB project public page*, [https://espace.cern.ch/project-GBLIB/public.](https://espace.cern.ch/project-GBLIB/public)